FAIRCHILD

SEMICONDUCTOR

DM74AS873 Dual 4-Bit D-Type Transparent Latches with 3-STATE Outputs

General Description

These dual 4-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM74AS873 are transparent D-type latches meaning that while the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

December 1986


Revised July 2003

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly
- Space Saving 300 Mil Wide Package
- Bus structured pinout

Ordering Code:


Order Number	Package Number	Package Description
DM74AS873NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available	in Tape and Reel, Specify	by appending the suffix letter "X" to the ordering code.

Connection Diagram



© 2003 Fairchild Semiconductor Corporation DS006330





www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ _{JA}	
N Package	47.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Symbol	Parameter Min	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	V
/ _{IH}	HIGH Level Input Voltage		2			V
/ _{IL}	LOW Level Input Voltage				0.8	V
ОН	HIGH Level Output Curre	nt				mA
OL	LOW Level Output Currer	nt			48	mA
N	Pulse Width	Enable HIGH	5.5	3. 23		
		Clear LOW	3.5 🦽	A.		ns
SU	Data Setup Time (Note 2)		2↓			ns
4	Data Hold Time (Note 2)		3↓			ns
A	Free Air Operating Tempe	erature	0		70	°C


Recommended Operating Conditions

Electrical Characteristics

Symbol	Parameter	Conditions	5	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5$ V, $I_{I} = -18$ mA				-1.2	V
V _{ОН}	HIGH Level	$V_{CC} = 4.5 V$, $V_{IL} = Max$		2.4	3.3		V
	Output Voltage	I _{OH} = Max		2.4	3.3		v
		I_{OH} = –2 mA, V_{CC} = 4.5V to 5.5 $^{\circ}$	V	V _{CC} –2			V
V _{OL}	LOW Level	$V_{CC} = 4.5V, V_{IH} = 2V$			0.35	0.5	V
	Output Voltage	I _{OL} = Max			0.35	0.5	v
I _I	Input Current at Max	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
	Input Voltage					0.1	1114
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
IIL	LOW Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.5	mA
I _O (Note 3)	Output Drive Current	$V_{CC} = 5.5 V, V_{O} = 2.25 V$		-30		-112	mA
I _{OZH}	OFF-State Output Current,	$V_{CC} = 5.5V, V_{IH} = 2V$				50	μA
	HIGH Level Voltage Applied	$V_0 = 2.7V$				50	μΛ
I _{OZL}	OFF-State Output Current,	$V_{CC} = 5.5V, V_{IH} = 2V$				-50	μA
	LOW Level Voltage Applied	$V_0 = 0.4V$				-30	μΛ
I _{CC}	Supply Current	$V_{CC} = 5.5V$	Outputs HIGH		68	110	mA
		Outputs Open	Outputs LOW		67	109	mA
			Outputs Disabled		80	129	mA

Note 3: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit current, IOS.

Symbol	nmended operating free air tempe Parameter	Conditions	From	50, 1 _A = 25 To	Min	Max	
t _{PLH}	Propagation Delay Time	V _{CC} = 4.5V to 5.5V					
	LOW-to-HIGH Level Output	$R_L = 500\Omega$	Data	Any Q	3	6.5	
t _{PHL}	Propagation Delay Time	C _L = 50 pF	Data	A	2	0	
	HIGH-to-LOW Level Output		Data	Any Q	3	6	
t _{PLH}	Propagation Delay Time		Enable	Any Q	6	11.5	
	LOW-to-HIGH Level Output	_		-	1		_
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		Enable	Any Q	4	7.5	
t _{PZH}	Output Enable Time	_	Output Control				1
ΨZH	to HIGH Level Output		ouput control	Any Q	2	6.5	
t _{PZL}	Output Enable Time		Output Control				
1 20	to LOW Level Output			Any Q	4	9.5	
t _{PHZ}	Output Disable Time	-	Output Control				
	from HIGH Level Output			Any Q	2	6.5	
t _{PLZ}	Output Disable Time	7	Output Control	1			1
	from LOW Level Output		A.4	Any Q	2	7.5	
t _{PHL}	Propagation Delay Time		2 - Top				
	HIGH-to-LOW Level Output		Clear	Any Q	3	8.5	
	HIGH-to-LOW Level Output			Any Q	3	8.5	
				Any Ω	3	8.5	
				Any Q	3	8.5	
				AnyQ	3	8.5	
				Any Q	3	8.5	
				Any Q	3	8.5	
				Any Q	3	8.5	
				Any Q	3	8.5	
				AnyQ	3	8.5	



www.fairchildsemi.com