Low-Voltage CMOS Octal Buffer

With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX244 is a high performance, non-inverting octal buffer operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5 V allows MC74LCX244 inputs to be safely driven from 5 V devices. The MC74LCX244 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Current drive capability is 24 mA at the outputs. The Output Enable (OE) input, when HIGH, disables the output by placing them in a HIGH Z condition.

Features

- Designed for 2.3 to 3.6 V V_{CC} Operation
- 5 V Tolerant Interface Capability With 5 V TTL Logic
- Supports Live Insertion and Withdrawal
- I_{OFF} Specification Guarantees High Impedance When V_{CC}
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- ESD Performance: Human Body Model >2000 V

Machine Model >200 V

• Pb-Free Packages are Available




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS







Assembly Location

I WI Wafer Lot Year W. WW = Work Week G or ■ = Pb-Free Package (Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.





Figure 1. Pinout: 20-Lead (Top View)



PIN NAMES

PINS	FUNCTION
nOE	Output Enable Inputs
1Dn, 2Dn	Data Inputs
10n, 20n	3-State Outputs

TRUTH TABLE

INPUTS		OUTPUTS
1 <u>0E</u> 2 <u>0E</u>	1Dn 2Dn	10n, 20n
L	L	
L	Н	Н
Н	X	Z

H = High Voltage Level

L = Low Voltage Level

Z = High Impedance State

X = High or Low Voltage Level and Transitions are Acceptable

For I_{CC} reasons, DO NOT FLOAT Inputs




Figure 2. Logic Diagram

MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \le V_1 \le +7.0$		V
Vo	DC Output Voltage	$-0.5 \le V_O \le +7.0$	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5$	Output in HIGH or LOW State (Note 1)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	mA
I _O	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current Per Supply Pin	±100		mA
I _{GND}	DC Ground Current Per Ground Pin	±100		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	L.	Min 🦱	Тур	Max	Unit
V _{CC}	Supply Voltage Operation Data Retention Or	0	2.0 1.5	2.5, 3.3 2.5, 3.3	3.6 3.6	V
V _I	Input Voltage	9	0		5.5	V
Vo	Output Voltage (HIGH or LOW Stat (3-Stat	,	0 0		V _{CC} 5.5	V
Гон	HIGH Level Output Current $V_{CC} = 3.0 \text{ V} - 3.6 \text{ V}_{CC} = 2.7 \text{ V} - 3.0 \text{ V}$				-24 -12	mA
I _{OL}	LOW Level Output Current $V_{CC} = 3.0 \text{ V} - 3.6 $ $V_{CC} = 2.7 \text{ V} - 3.0 $				24 12	mA
T _A	Operating Free-Air Temperature		-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V_{IN} from 0.8 V to 2.0 V, $V_{\text{CC}} = 3.0 \text{ V}$		0		10	ns/V

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LCX244DW	SOIC-20	
MC74LCX244DWG	SOIC-20 (Pb-Free)	38 Units / Rail
MC74LCX244DWR2	SOIC-20	
MC74LCX244DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel
MC74LCX244DT	TSSOP-20*	75 Heite / Deil
MC74LCX244DTG	TSSOP-20*	75 Units / Rail
MC74LCX244DTR2	TSSOP-20*	OFOO / Tarra O Paral
MC74LCX244DTR2G	TSSOP-20*	2500 / Tape & Reel
MC74LCX244MELG	SOEIAJ-20 (Pb-Free)	2000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{1.} I_O absolute maximum rating must be observed.

^{*}This package is inherently Pb-Free.

DC ELECTRICAL CHARACTERISTICS

			T _A = −40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
V_{IH}	HIGH Level Input Voltage (Note 2)	2.3 V ≤ V _{CC} ≤ 2.7 V	1.7		V
		2.7 V ≤ V _{CC} ≤ 3.6 V	2.0		
V_{IL}	LOW Level Input Voltage (Note 2)	2.3 V ≤ V _{CC} ≤ 2.7 V		0.7	V
		2.7 V ≤ V _{CC} ≤ 3.6 V		0.8	
V _{OH}	HIGH Level Output Voltage	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{ I}_{OL} = 100 \mu\text{A}$	V _{CC} - 0.2		V
		$V_{CC} = 2.3 \text{ V}; I_{OH} = -8 \text{ mA}$	1.8		
		$V_{CC} = 2.7 \text{ V; } I_{OH} = -12 \text{ mA}$	2.2		
		$V_{CC} = 3.0 \text{ V; } I_{OH} = -18 \text{ mA}$	2.4		
		$V_{CC} = 3.0 \text{ V; } I_{OH} = -24 \text{ mA}$	2.2		
V _{OL}	LOW Level Output Voltage	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{ I}_{OL} = 100 \mu\text{A}$		0.2	V
		V _{CC} = 2.3 V; I _{OL} = 8 mA		0.6	
		V _{CC} = 2.7 V; I _{OL} = 12 mA		0.4	
		V _{CC} = 3.0 V; I _{OL} = 16 mA		0.4	
		V _{CC} = 3.0 V; I _{OL} = 24 mA		0.55	
I _I	Input Leakage Current	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{ 0 V} \le \text{V}_1 \le 5.5 \text{ V}$		±5	μΑ
l _{OZ}	3-State Output Current	$2.3 \le V_{CC} \le 3.6 \text{ V}; 0 \text{ V} \le V_{O} \le 5.5 \text{ V};$ $V_{I} = V_{IH} \text{ or V}_{IL}$		±5	μΑ
l _{OFF}	Power-Off Leakage Current	$V_{CC} = 0 \text{ V}; \text{ V}_{I} \text{ or V}_{O} = 5.5 \text{ V}$		10	μΑ
I _{CC}	Quiescent Supply Current	$2.3 \le V_{CC} \le 3.6 \text{ V}; V_I = \text{GND or } V_{CC}$		10	μΑ
		$2.3 \le V_{CC} \le 3.6 \text{ V}; 3.6 \le V_{I} \text{ or } V_{O} \le 5.5 \text{ V}$		±10	
ΔI_{CC}	Increase in I _{CC} per Input	$2.3 \le V_{CC} \le 3.6 \text{ V}; V_{IH} = V_{CC} - 0.6 \text{ V}$		500	μΑ

^{2.} These values of V_I are used to test DC electrical characteristics only.

AC CHARACTERISTICS ($t_R = t_F = 2.5 \text{ ns}$; $R_L = 500 \Omega$)

					Lim	nits			
					$T_A = -40^{\circ}$	C to +85°C]
			V _{CC} = 3.0	V to 3.6 V	V _{CC} =	2.7 V	V _{CC} = 2.	5 V ±0.2	1
			C _L =	50 pF	C _L =	50 pF	C _L = 3	30 pF	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Max	Unit
t _{PLH} t _{PHL}	Propagation Delay Input to Output	1	1.5 1.5	6.5 6.5	1.5 1.5	7.5 7.5	1.5 1.5	7.8 7.8	ns
t _{PZH} t _{PZL}	Output Enable Time to High and Low Level	2	1.5 1.5	8.0 8.0	1.5 1.5	9.0 9.0	1.5 1.5	10 10	ns
t _{PHZ} t _{PLZ}	Output Disable Time From High and Low Level	2	1.5 1.5	7.0 7.0	1.5 1.5	8.0 8.0	1.5 1.5	8.4 8.4	ns
t _{OSHL} t _{OSLH}	Output-to-Output Skew (Note 3)			1.0 1.0					ns

^{3.} Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS

			Т	A = +25°(•	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage (Note 4)	$\begin{aligned} & V_{CC} = 3.3 \text{ V, } C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V} \\ & V_{CC} = 2.5 \text{ V, } C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{ V, } V_{IL} = 0 \text{ V} \end{aligned}$		0.8 0.6		V
V _{OLV}	Dynamic LOW Valley Voltage (Note 4)	$\begin{aligned} & V_{CC} = 3.3 \text{ V, } C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V} \\ & V_{CC} = 2.5 \text{ V, } C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{ V, } V_{IL} = 0 \text{ V} \end{aligned}$		-0.8 -0.6		V


^{4.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{IN}	Input Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	8	pF
C _{PD}	Power Dissipation Capacitance	10 MHz, V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	25	pF




 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$



WAVEFORM 2 – OUTPUT ENABLE AND DISABLE TIMES t_R = t_F = 2.5 ns, 10% to 90%; f = 1 MHz; t_W = 500 ns

Figure 3. AC Waveforms


	V _{CC}				
Symbol	3.3 V \pm 0.3 V	2.7 V	2.5 V \pm 0.2 V		
Vmi	1.5 V	1.5 V	V _{CC} /2		
Vmo	1.5 V	1.5 V	V _{CC} /2		
V _{HZ}	V _{OL} + 0.3 V	V _{OL} + 0.3 V	V _{OL} + 0.15 V		
V _{LZ}	V _{OH} – 0.3 V	V _{OH} – 0.3 V	V _{OH} – 015 V		



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6 V at V_{CC} = 3.3 \pm 0.3 V 6 V at V_{CC} = 2.5 \pm 0.2 V
Open Collector/Drain t _{PLH} and t _{PHL}	6 V
t _{PZH} , t _{PHZ}	GND
$R_L = R_1 = 500 \Omega$ or equivalent $R_T = Z_{OUT}$ of pulse generator (typically 50 Figure 4. 1	OΩ) Test Circuit

PACKAGE DIMENSIONS

SOIC-20 **DW SUFFIX** CASE 751D-05 ISSUE G




- NOTES:
 1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- 3. DIMENSIONS D AND E DO NOT INCLUDE MICED PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION

 CONDITION CONDITION.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
В	0.35	0.49			
С	0.23	0.32			
D	12.65	12.95			
E.	7.40	7.60			
е	1.27	BSC			
Н	10.05	10.55			
h	0.25	0.75			
PL.	0.50	0.90			
θ	0°	7 °			


TSSOP-20 CASE 948E-02 **ISSUE C**



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION:
 MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS, MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 - CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.


	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	6.40	6.60	0.252	0.260		
В	4.30	4.50	0.169	0.177		
C		1.20		0.047		
D	0.05	0.15	0.002	0.006		
F	0.50	0.75	0.020	0.030		
G	0.65 BSC		0.026 BSC			
Н	0.27	0.37	0.011	0.015		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
K	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L	6.40 BSC		0.252 BSC			
M	0°	8°	0°	8°		



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


PACKAGE DIMENSIONS


SOEIAJ-20 CASE 967-01 ISSUE A



⊕ 0.13 (0.005) M

0.10 (0.004)





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- 1. DIMENSIONING AND ...
 Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 PARENSIONS D AND E DO NOT INCLUDE DIVIDUAL SIMILARIA SIMILAR OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- (0.000) FEH SIDE.

 TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 THE LEAD WIDTH DIMENSION (b) DOES NOT
- INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION.
 DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.15	0.25	0.006	0.010
D	12.35	12.80	0.486	0.504
Е	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10°
Q_1	0.70	0.90	0.028	0.035
Z		0.81		0.032

ON Semiconductor and up are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice ON Semiconductor and war registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized large steps SCILLC is an Equal to the desiring or manufacture of the party of t associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative