SN54ABT16240A, SN74ABT16240A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

48 20E

47 🛮 1A1

46 1A2 45 GND

44 1 1A3

43 1 1A4

42 V_{CC}

41 2A1

40 2A2

39 GND

38 2A3

37 2A4

36 3A1

35 **∏** 3A2

34 I GND

33 A3

32 3A4

31 V_{CC}

30 4A1

29 4A2

28 GND

SN54ABT16240A . . . WD PACKAGE

SN74ABT16240A . . . DGG, DGV, OR DL PACKAGE

(TOP VIEW)

10E [

1Y1 2

1Y2 | 3

GND 4

1Y3 🛮 5

1Y4 **∏** 6

V_{CC} **∐** 7

2Y1 | 8

2Y2 🛮 9

GND 10

2Y4 1 12

3Y1 13

3Y2 14

GND 15

3Y3 16

3Y4 17

4Y2 🛮 20

GND 21

11

2Y3

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-*II*B*™ BiCMOS Design **Significantly Reduces Power Dissipation**
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic Shrink** Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

4Y3 **1**22 27 4A3 4Y4 🛮 23 26 4A4 The 'ABT16240A devices are 16-bit buffers and 4OE **1** 24 25 3OE

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide inverting outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup

The SN54ABT16240A is characterized for operation over the full military temperature range of -55°C to 125°C.

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. The SN74ABT16240A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SN54ABT16240A, SN74ABT16240A **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT				
OE	Α	Υ				
L	Н	L				
L	L	Н				
н	Χ	Z				

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state, V _O	
Current into any output in the low state, IO: SN54ABT16240A	96 mA
SN74ABT16240A	
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ _{JA} (see Note 2): DGG package	
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

The package thermal impedance is calculated in accordance with JESD 51.



SN54ABT16240A, SN74ABT16240A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

recommended operating conditions (see Note 3)

			SN54ABT	16240A	SN74ABT	UNIT	
			MIN	MAX	MIN	MAX	UNIT
V _{CC} Supply voltage		4.5	5.5	4.5	5.5	V	
VIH High-level input voltage		2		2		V	
V _{IL} Low-level input voltage			0.8		0.8	V	
V _I Input voltage		0	Vcc	0	Vcc	V	
IOH High-level output current			-24		-32	mA	
lOL	IOL Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
T _A Operating free-air temperature		- 55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54ABT	624 0 A	SN74ABT16240A		UNIT	
FARAI	VIETER	1231 00	NDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2	3"	-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5	36	2	2.5		2.5			
Vон	Vcc	$V_{CC} = 5 V$,	I _{OH} = -3 mA	3	Car	_6	3		3		V	
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2		0	2				V	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V _{CC} = 4.5 V	$I_{OL} = 48 \text{ mA}$			0.55		0.55			V	
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V	
V _{hys}					100						mV	
Ц		V _{CC} = 5.5 V,	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ	
lozh		V _{CC} = 5.5 V,	V _O = 2.7 V			10		10		10	μΑ	
lozL		V _{CC} = 5.5 V,	V _O = 0.5 V			-10		-10		-10	μΑ	
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ	
lO [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
		V _{CC} = 5.5 V,	Outputs high			3		3		3		
ICC		$I_{O} = 0$,	Outputs low			34		34		34	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			3		3		3		
	Data	V _{CC} = 5.5 V, One input at 3.4 V,	Outputs enabled			1		1.5		1		
ΔlCC§	inputs	Other inputs at V _{CC} or GND	Outputs disabled			0.05		1		0.05	mA	
	Control inputs	$V_{CC} = 5.5 \text{ V}$, One in Other inputs at V_{CC}				1.5		1.5		1.5		
Ci		V _I = 2.5 V or 0.5 V			3.5						pF	
Co		V _O = 2.5 V or 0.5 V			7.5						pF	

 $[\]begin{tabular}{l}^*$ On products compliant to MIL-PRF-38535, this parameter does not apply.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

SN54ABT16240A, SN74ABT16240A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C	CC = 5 V \(= 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
t _{PLH}	А		0.8	2.7	3.8	0.8	4.8	no
t _{PHL}		ī	1.1	3.1	4.3	1.1	4.9	ns
^t PZH			1.3	3.3	4.3	1.3	5.4	ne
t _{PZL}	ŌĒ	ı	1.4	3.4	6.2	1.4	7.2	ns
^t PHZ	ŌĒ	~	1.6	3.6	6.2	1.6	7.2	nc
^t PLZ		'	1.4	3	5.1	1.4	5.7	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

					SN74	ABT162	240A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V ₍	CC = 5 V	', ;	MIN	MAX	UNIT
			2 To 10 To 1	MIN	TYP	MAX			
t _{PLH}	A		367	1	2.7	3.8	1	4.7	ns
^t PHL			CAT OF	1.1	3.1	4.3	1.1	4.8	115
^t PZH			V.C	1.3	3.3	4.3	1.3	5.3	ns
t _{PZL}	ŌĒ			1.4	3.4	6.2	1.4	7.1	115
^t PHZ	ŌĒ		V	1.6	3.6	4.8	1.6	6.1	nc
^t PLZ	UE		ı	1.4	3	5.1	1.4	5.6	ns

SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

