SDLS053B - OCTOBER 1976 - REVISED MAY 2004


'147, 'LS147

- Encode 10-Line Decimal to 4-Line BCD
- Applications Include:
 - Keyboard Encoding
 - Range Selection


'148, 'LS148

- Encode 8 Data Lines to 3-Line Binary (Octal)
- Applications Include:
 - n-Bit Encoding
 - Code Converters and Generators


SN54148, SN54LS148...J OR W PACKAGE SN74148, SN74LS148...D, N, OR NS PACKAGE (TOP VIEW)




SN54LS148 . . . FK PACKAGE (TOP VIEW)



SN54147, SN54LS147 . . . J OR W PACKAGE SN74147, SN74LS147 . . . D OR N PACKAGE (TOP VIEW)



SN54LS147 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

TYPE	TYPICAL DATA DELAY	TYPICAL POWER DISSIPATION
'147	10 ns	225 mW
'148	10 ns	190 mW
'LS147	15 ns	60 mW
'LS148	15 ns	60 mW

NOTE: The SN54147, SN54LS147, SN54148, SN74147, SN74LS147, and SN74148 are obsolete and are no longer supplied.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SDLS053B - OCTOBER 1976 - REVISED MAY 2004

description/ordering information

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The '147 and 'LS147 devices encode nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition requires no input condition, as zero is encoded when all nine data lines are at a high logic level. The '148 and 'LS148 devices encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level. All inputs are buffered to represent one normalized Series 54/74 or 54/74LS load, respectively.

ORDERING INFORMATION

TA	PACKAC	3E†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74LS148N	SN74LS148N
000 to 7000	COIC D	Tube	SN74LS148D	1.04.40
0°C to 70°C	SOIC - D	Tape and reel	SN74LS148DR	LS148
	SOP – NS Tape and ree		SN74LS148NSR	74LS148
	CDIP – J	Tube	SNJ54LS148J	SNJ54LS148J
–55°C to 125°C	CFP – W	Tube	SNJ54LS148W SNJ54L	
	LCCC - FK Tube		SNJ54LS148FK	SNJ54LS148FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE - '147, 'LS14'

				INPUTS		1 1				OUTI	PUTS	
1	2	3	4	5	6	7	8	9	D	С	В	Α
Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
X	Χ	X	X	X	X	X	X	L	L	Н	Н	L
X	Χ	X	Χ	X	X	X	L	Н	L	Н	Н	Н
X	Χ	Χ	X	X	X	L	Н	Н	Н	L	L	L
Х	Χ	Χ	X	Χ	L	Н	Н	Н	Н	L	L	Н
Х	Χ	Χ	Χ	L	Н	Н	Н	Н	Н	L	Н	L
Х	Χ	Χ	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Х	Χ	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L
Х	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

H = high logic level, L = low logic level, X = irrelevant



SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS SDLS053B - OCTOBER 1976 - REVISED MAY 2004


FUNCTION TABLE - '148, 'LS148

				INPUTS	1					C	OUTPUT	S	
EI	0	1	2	3	4	5	6	7	A2	A 1	Α0	GS	EO
Н	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Х	Χ	Χ	Χ	Χ	Χ	Χ	L	L	L	L	L	Н
L	Х	Χ	Χ	Χ	Χ	Χ	L	Н	L	L	Н	L	Н
L	Х	Χ	Χ	Χ	Χ	L	Н	Н	L	Н	L	L	Н
L	Х	Χ	Χ	Χ	L	Н	Н	Н	L	Н	Н	L	Н
L	Х	Χ	Χ	L	Н	Н	Н	Н	Н	L	L	L	Н
L	Х	Χ	L	Н	Н	Н	Н	Н	Н	L	Н	L	Н
L	Х	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н

H = high logic level, L = low logic level, X = irrelevant




'147, 'LS147 logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



'148, 'LS148 logic diagram (positive logic)




Pin numbers shown are for D, J, N, NS, and W packages.


SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS SDLS053B - OCTOBER 1976 - REVISED MAY 2004

schematics of inputs and outputs

'147, '148



'LS147, 'LS148



- B

SDLS053B - OCTOBER 1976 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)		
Input voltage, V _I : '147, '148		5.5 V
'LS147, 'LS148		
Inter-emitter voltage: '148 only (see Note 2) .		5.5 V
Package thermal impedance θ_{JA} (see Note 3):	D package	
	N package	67°C/W
	NS package	64°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. Voltage values, except inter-emitter voltage, are with respect to the network ground terminal.
 - 2. This is the voltage between two emitters of a multiple-emitter transistor. For '148 circuits, this rating applies between any two of the eight data lines, 0 through 7.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54'			SN74'			SN54LS'		SN74LS'			LINUT
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output current			-800	1		-800	11.	•	-400			-400	μΑ
loL	Low-level output current			16		-	16			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	-55		125	0		70	°C

NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SDLS053B - OCTOBER 1976 - REVISED MAY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAME	TED.	TEOT 001	unitionet		'147			'148			
	PARAME	IEK	TEST COI	NDITIONS†	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIH	High-level input vo	oltage			2			2			V	
VIL	Low-level input voltage						8.0			8.0	V	
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -12 mA			-1.5			-1.5	V	
Vон	High-level output v	voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -800 μA	2.4	3.3		2.4	3.3		V	
V _{OL}	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V	
IĮ	Input current at ma	aximum input	V _{CC} = MIN,	V _I = 5.5 V			1			1	mA	
	High-level input	0 input	N MAY	V 04V						40	^	
ΊΗ	current	Any input except 0	$V_{CC} = MAX$,	$V_{I} = 2.4 \text{ V}$			40			80	μΑ	
1	Low-level input	0 input	V MAY	V- 0.4.V						-1.6	A	
ΊL	current	Any input except 0	$V_{CC} = MAX$,	$V_{I} = 0.4 V$		ی	-1.6			-3.2	mA	
los	Short-circuit output current§		$V_{CC} = MAX$		-35	15/	-85	-35		-85	mA	
loo	Supply current		V _{CC} = MAX	Condition 1	3c 3	50	70		40	60	mA	
lcc	Supply current		Supply current	(See Note 5)	Condition 2	13	42	62	_	35	55	IIIA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 5: For '147, I_{CC} (Condition 1) is measured with input 7 grounded, other inputs and outputs open; I_{CC} (Condition 2) is measured with all inputs and outputs open. For '148, I_{CC} (Condition 1) is measured with inputs 7 and EI grounded, other inputs and outputs open; I_{CC} (Condition 2) is measured with all inputs and outputs open.

SN54147, SN74147 switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A	A	la abasa sutaut			9	14	
t _{PHL}	Any	Any	In-phase output	C _L = 15 pF,		7	11	ns
t _{PLH}	Λη.,	Any	Out-of-phase output	$R_L = 400 \Omega$		13	19	20
^t PHL	Any	Any	Out-oi-priase output			12	19	ns



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

SDLS053B - OCTOBER 1976 - REVISED MAY 2004

SN54148, SN74148 switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	4.7	AO A1 or A2	In phase sutput			10	15	20
t _{PHL}	1–7	A0, A1, or A2	In-phase output			9	14	ns
t _{PLH}	4.7	AO A4 a A9	Out of phase submut			13	19	
t _{PHL}	1–7	A0, A1, or A2	Out-of-phase output			12	19	ns
t _{PLH}	0.7	50	Out of above a subset			6	10	
t _{PHL}	0–7	EO	Out-of-phase output			14	25	ns
t _{PLH}	0.7	00	la abasa sutaut	$C_L = 15 pF$,		18	30	
t _{PHL}	0–7	GS	In-phase output	$R_L = 400 \Omega$		14	25	ns
t _{PLH}	E.	AO A4 a A9	la shaaa adada			10	15	
t _{PHL}	EI	A0, A1, or A2	In-phase output			10	15	ns
^t PLH	E.	00	la abasa sutaut			8	12	
t _{PHL}	EI	GS	In-phase output			10	15	ns
^t PLH	EI	EO	In phase output			10	15	20
^t PHL	E1	EU	In-phase output	3 %		17	30	ns

[†] tpLH = propagation delay time, low-to-high-level output.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	242445			Tievet		SN54LS	,	5	SN74LS	,	UNIT
	PARAME	IER	TEST CON	DITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
V_{IH}	High-level input vo	oltage			2			2			V
V_{IL}	Low-level input vo	Itage					0.7			0.8	V
٧ıK	Input clamp voltag	е	$V_{CC} = MIN,$	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V
Vон	High-level output v	voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	$V_{IH} = 2 V$, $I_{OH} = -400 \mu A$	2.5	3.4		2.7	3.4		٧
.,	Low-level output voltage		V _{CC} = MIN,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	.,
VOL			$V_{IH} = 2 V$, $V_{IL} = V_{IL} MAX$	IOL = 8 mA					0.35	0.5	V
	Input current at	'LS148 inputs 1–7		$V_{CC} = MAX, \qquad V_{I} = 7 \text{ V}$			0.2			0.2	
lı	maximum input voltage	All other inputs	$V_{CC} = MAX,$				0.1			0.1	mA
	High-level input	'LS148 inputs 1-7	., .,,,	.,			40			40	
ΙΗ	current	All other inputs	$V_{CC} = MAX,$	$V_{I} = 2.7 \text{ V}$			20			20	μΑ
	Low-level input	'LS148 inputs 1-7	V 144V	V 0.4V			-0.8			-0.8	^
l⊓	current	All other inputs	$V_{CC} = MAX$,	$V_{I} = 0.4 \text{ V}$			-0.4			-0.4	mA
los	Short-circuit output	t current§	$V_{CC} = MAX$		-20		-100	-20		-100	mA
loo	Supply ourrent		V _{CC} = MAX	Condition 1		12	20		12	20	mA
Icc	Supply current	(See Note 6)	Condition 2		10	17		10	17	IIIA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 6: For 'LS147, I_{CC} (Condition 1) is measured with input 7 grounded, other inputs and outputs open; I_{CC} (Condition 2) is measured with all inputs and outputs open. For 'LS148, I_{CC} (Condition 1) is measured with inputs 7 and EI grounded, other inputs and outputs open; I_{CC} (Condition 2) is measured with all inputs and outputs open.



tpHL = propagation delay time, high-to-low-level output.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time.

SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS SDLS053B - OCTOBER 1976 - REVISED MAY 2004

SN54LS147, SN74LS147 switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A	A	la abasa sutaut			12	18	
t _{PHL}	Any	Any	In-phase output	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega$		12	18	ns
^t PLH	Any	Any	Out of phase output			21	33	20
tPHL		Any	Out-of-phase output		_	15	23	ns

SN54LS148, SN74LS148 switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 2)


PARAMETER†	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	4.7	AO A4 a AO	la abasa sutaut			14	18	
^t PHL	1–7	A0, A1, or A2	In-phase output			15	25	ns
^t PLH	4 7	AO A4 a AO	Out of above output			20	36	
^t PHL	1–7	A0, A1, or A2	Out-of-phase output			16	29	ns
^t PLH	0–7	EO	Out of phage output			7	18	50
^t PHL	0-7	EO	Out-of-phase output	11		25	40	ns
^t PLH	0.7	00	In aboon subsub	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega$		35	55	
t _{PHL}	0–7	GS	In-phase output	$R_L = 2 k\Omega$		9	21	ns
^t PLH	F1	AO A4 a AO	36	M.		16	25	
^t PHL	EI	A0, A1, or A2	In-phase output	D		12	25	ns
^t PLH	F1	00	In a base of the st			12	17	
^t PHL	EI	GS	In-phase output			14	36	ns
^t PLH	EI	EO	In-phase output			12	21	ns
^t PHL			m-phase output			23	35	110

[†] tpLH = propagation delay time, low-to-high-level output tpHL = propagation delay time, high-to-low-level output



SDLS053B - OCTOBER 1976 - REVISED MAY 2004

PARAMETER MEASUREMENT INFORMATION **SERIES 54/74 DEVICES**




- NOTES: A. CL includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - D. S1 and S2 are closed for tp1 H, tpH1, tpH7, and tp1 7; S1 is open, and S2 is closed for tp7H; S1 is closed, and S2 is open for tp7I.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50 \Omega$; t_f and $t_f \leq$ 7 ns for Series 54/74 devices and t_r and $t_f \le 2.5$ ns for Series 54S/74S devices.
 - F. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SDLS053B - OCTOBER 1976 - REVISED MAY 2004

PARAMETER MEASUREMENT INFORMATION **SERIES 54LS/74LS DEVICES**



- NOTES: A. C_I includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - S1 and S2 are closed for tp₁ H, tp_H₁, tp_H₂, and tp₁ z; S1 is open, and S2 is closed for tp₇H; S1 is closed, and S2 is open for tp₇I .
 - E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
 - F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{O} \approx$ 50 Ω , $t_{f} \leq$ 1.5 ns, $t_{f} \leq$ 2.6 ns.
 - G. The outputs are measured one at a time, with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



SDLS053B - OCTOBER 1976 - REVISED MAY 2004

APPLICATION INFORMATION




Figure 3. Priority Encoder for 16 Bits

Because the '147/'LS147 and '148/'LS148 devices are combinational logic circuits, wrong addresses can appear during input transients. Moreover, for the '148/'LS148 devices, a change from high to low at EI can cause a transient low on GS when all inputs are high. This must be considered when strobing the outputs.







4-Jun-2007

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
78027012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
7802701EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
7802701FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
JM38510/36001B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/36001BEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/36001BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SN54148J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN54LS148J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SN74147N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74148J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74148N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74148N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74LS147DR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI
SN74LS147N	OBSOLETE	PDIP	N	16	-86	TBD 🔥	Call TI	Call TI
SN74LS148D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS148DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS148DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS148DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS148DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS148DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS148J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74LS148N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS148N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74LS148NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS148NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS148NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS148NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54148J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SNJ54148W	OBSOLETE	CFP	W	16		TBD	Call TI	Call TI
SNJ54LS148FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS148J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS148W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



PACKAGE OPTION ADDENDUM

4-Jun-2007

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





Carrier tape design is defined largely by the component lentgh, width, and thickness

Ao = Dimension designed to accommodate the component width.						
Bo = Dimension designed to accommodate the component length.						
Ko = Dimension designed to accommodate the component thickness.						
W = Overall width of the carrier tape. 🥻 🔼						
P = Pitch between successive cavity benters.						




TAPE AND REEL INFORMATION



PACKAGE MATERIALS INFORMATION


9-Jun-2007

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS148DR	D	16	FMX	330	16	6.5	10.3	2.1	8	16	Q1
SN74LS148NSR	NS	16	MLA	330	16	8.2	10.5	2.5	12	16	Q1




TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)	
SN74LS148DR	D	16	FMX	342.9	336.6	28.58	
SN74LS148NSR	NS	16	MLA	342.9	336.6	28.58	




14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- $E. \quad \text{Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.} \\$

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in inches (millimeters).
- A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

 E. Reference JEDEC MS-012 variation AC.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated