SCBS212D - JUNE 1992 - REVISED JULY 1999

- **Members of the Texas Instruments** Widebus[™] Familv
- State-of-the-Art EPIC-IIB™ BiCMOS Design **Significantly Reduces Power Dissipation**
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25° C
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA IOH, 64-mA IOL)
- **Package Options Include Plastic Shrink** Small-Outline (DL), Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

of The 'ABT16646 devices consist bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers,

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT16646 devices.

SN54ABT1 SN74ABT1664	6	5 WD PACK DGG OR DL P P VIEW)	
1DIR 1CLKAB 1SAB GND 1A1 1A2 V _{CC} 1A3 1A4 1A5 GND 1A6 1A7 1A8 2A1 2A2 2A3 GND 2A4 2A4 2A5 2A6 V _{CC} 2A4 2A5 2A6 V _{CC} 2A7 2A8 GND 2SAB 2CLKAB 2DIR	$ \begin{bmatrix} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 12 \\ 22 \\ 23 \\ 24 \\ 12 \\ 22 \\ 23 \\ 24 \\ 25 \\ 10 \\ 1$	56] 10E 55] 1CL 55] 1CL 54] 1SB 53] GNU 52] 1B1 51] 1B2 50] V _{CC} 49] 1B3 48] 1B4 47] 1B5 46] GNU 45] 1B6 44] 1B7 43] 1B8 42] 2B1 41] 2B2 40] 2B3 39] GNU 38] 2B4 37] 2B5 36] 2B6 35] V _{CC} 34] 2B7 33] 2B8 32] GNU 31] 2SB	
2011	۲	H - 0 -	

Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when OE is low. In the isolation mode (OE high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999. Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products products unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

description (continued)

The SN54ABT16646 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16646 is characterized for operation from -40° C to 85° C.

	FUNCTION TABLE										
		INP	UTS			DATA	a 1/o†				
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION			
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified	Store A, B unspecified †			
Х	Х	Х	\uparrow	Х	Х	Unspecified	Input	Store B, A unspecified †			
н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data			
н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage			
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus			
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus			
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus			
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to bus			

[†] The data-output functions can be enabled or disabled by various signals at OE or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SCBS212D - JUNE 1992 - REVISED JULY 1999





Figure 1. Bus-Management Functions




SCBS212D – JUNE 1992 – REVISED JULY 1999

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





To Seven Other Channels

EXAS **NSTRUMENTS** 11 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (except I/O ports) (see Note 1)	
Voltage range applied to any output in the high or power-off state, V_{O}	
Current into any output in the low state, IO: SN54ABT16646	
SN74ABT16646	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

S

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			SN54AB	T16646	SN74AB	Г16646	UNIT
		· *	MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	30 35	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	132	2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



		7507.00	T _A = 25°C			SN54AB	Г16646	SN74AB1				
PA	RAMETER	TEST CON	MIN TYP [†] MAX		MIN	MAX	MIN	MAX	UNIT			
VIK		V _{CC} = 4.5 V,	lı = -18 mA			-1.2		-1.2		-1.2	V	
		V _{CC} = 4.5 V,	$I_{\rm CC} = 4.5 \text{ V}, \qquad I_{\rm OH} = -3 \text{ mA} \qquad 2.5 \qquad 2.5$		2.5		2.5					
V		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		v	
Vон		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v	
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2			
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			v	
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v	
V _{hys}					100						mV	
l <u>ı</u>	Control inputs	$V_{CC} = 5.5 \text{ V}, \text{ V}_{I} = V_{CC} \text{ or GND}$				±1		±1		±1	μA	
	A or B ports					±20		±20		±20		
IOZH‡		V _{CC} = 5.5 V,	V _O = 2.7 V			10		10		10	μΑ	
Iozl‡		V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-10		-10		-10	μΑ	
loff		$V_{CC} = 0,$	$V_I \text{ or } V_O \leq 4.5 \ V$		_	±100	1			±100	μΑ	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high	50	为苍	50	C.L.	50		50	μA	
۱ ₀ §		$V_{CC} = 5.5 V,$	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
		V _{CC} = 5.5 V,	Outputs high		CV	2		2		2		
ICC	A or B ports	$I_{O} = 0,$	Outputs low			32		32		32	mA	
		$V_{I} = V_{CC} \text{ or GND}$	Outputs disabled			2		2		2		
	Data inputs	$V_{CC} = 5.5 V$, One input at 3.4 V,	Outputs enabled			50		50		50		
∆ICC¶		Other inputs at V _{CC} or GND	Outputs disabled			50		50		50	50 μΑ	
	Control inputs	$V_{CC} = 5.5 V$, One ir Other inputs at V_{CC}				50		50		50		
Ci	Control inputs	V _I = 2.5 V or 0.5 V			4						pF	
Cio	A or B ports	V _O = 2.5 V or 0.5 V			8						pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

 C_{iO} A or B ports $V_O = 2.5$ V or 0.5 V * On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

 \ddagger The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN54AE	ST16646		
		V _{CC} = T _A = 2	= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX			
fclock	Clock frequency		125		125	MHz
tw	Pulse duration, CLK high or low	4.3		4.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3.5		4		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	0.5		0.5		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			Ś	SN74AB	T16646		
			V _{CC} = T _A = 2	⊧ 5 V, 25°C	MIN	МАХ	UNIT
			MIN	MAX			
fclock	Clock frequency	34 A	. 10	125		125	MHz
tw	Pulse duration, CLK high or low	A Star	4.3		4.3		ns
t _{su}	Setup time, A or B before CLKAB \uparrow or CLKBA \uparrow	80 X A	3		3		ns
t _h	Hold time, A or B after CLKAB [↑] or CLKBA [↑]	Car of the	0		0		ns



switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

				SN5	4ABT16	646		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	МАХ	UNIT
		MIN	TYP	MAX				
f _{max}			125			125		MHz
tPLH	CLKBA or CLKAB	A or B	1.5	3.1	4	1	5	ne
t _{PHL}	CERBA OF CERAB	AUD	1.5	3.2	4.1	1	5	ns
tPLH	A or B	B or A	1	2.3	3.2	0.6	4	ns l
^t PHL	AUD	BUIA	1	3	4.1	0.6	4.9	
tPLH	SAB or SBA [†]	B or A	1	2.9	4.3	0.6	5.3	ns I
^t PHL	SAB OF SBAT	BUIA	1	3.1	4.3	0.6	5.3	
^t PZH	OE	A or B	1	3.4	4.6	0.6	5.9	ns
^t PZL	UE	AUD	1.5	3.5	5.3	1	6	
^t PHZ	OE	A or B	1.5	3.9	5.6	1	6.4	ns
tPLZ	UE	AUD	1.5	3.1	4.4	1	4.7	115
^t PZH	DIR	A or B	1	3.2	4.5	0.6	5.8	
tPZL		A or B	1.5	3.4	5.1	1	6.7 ns	
^t PHZ	DIR	AorB	2	4.2	5.9	1.2	7.1	ns
tPLZ	DIK	A or B	1.5	3.6	5.1	1	6.2	115


[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

				SN74ABT16646					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT	
			MIN	TYP	MAX				
f _{max}			125			125		MHz	
^t PLH	CLKBA or CLKAB	A or B	1.5	3.1	4	1.5	4.9	ns	
^t PHL		AUID	1.5	3.2	4.1	1.5	4.7	115	
^t PLH	A or B	B or A	1	2.3	3.2	1	3.9	ns	
^t PHL	AUR	DOLY	1	3	4.1	1	4.6	115	
^t PLH		B or A	1	2.9	4.3	1	5	5 5	
^t PHL	SAB or SBA [†]	BUIA	1	3.1	4.3	1	5		
^t PZH	OE	A or B	1	3.4	4.6	1	5.5	ns ns	
^t PZL	OE	AUID	1.5	3.5	4.9	1.5	5.7		
^t PHZ	OE	A or B	1.5	3.9	4.9	1.5	5.4		
^t PLZ	OE	AUIB	1.5	3.1	4.1	1.5	4.5	ns	
^t PZH	DIR	A or B	1	3.2	4.5	1	5.4		
^t PZL		AUIB	1.5	3.4	4.8	1.5	5.6	ns	
^t PHZ	DIR	A or B	2	4.2	5.7	2	6.7	-	
tPLZ		AUIB	1.5	3.6	5.1	1.5	5.9	ns	

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

SCBS212D – JUNE 1992 – REVISED JULY 1999



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



26-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9450201QXA	ACTIVE	CFP	WD	56	1	TBD	Call TI	Level-NC-NC-NC
74ABT16646DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16646DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16646DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16646DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16646DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ABT16646WD	ACTIVE	CFP	WD	56	1	TBD	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

WD (R-GDFP-F**)

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO -146AA GDFP1-F56 and JEDEC MO -146AB




MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated