SN54ABT2240A . . . J OR W PACKAGE

SCBS232E - JANUARY 1991 - REVISED OCTOBER 1998


- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the 'ABT2241 and 'ABT2244A, these devices provide combinations of inverting and noninverting outputs, symmetrical active-low output-enable (OE) inputs, and complementary OE and OE inputs. These devices feature high fan-out and improved fan-in.

1OE 1 20 V _{CC} 1A1 2 19 2OE 2Y4 3 18 1Y1 1A2 4 17 2A4 2Y3 5 16 1Y2 1A3 6 15 2A3 2Y2 7 14 1Y3 1A4 8 13 2A2 2Y1 9 12 1Y4 GND 10 11 2A1	SN74ABT2240A (DB, DW TOP VIE		OR PW PACKAGE
	1A1 [2Y4 [1A2] 2Y3 [1A3] 2Y2 [1A4] 2Y1]	3 4 5 6 7 8 9	19 18 17 16 15 14 13 12	1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4

SN54ABT2240A . . . FK PACKAGE (TOP VIEW)



These devices are organized as two 4-bit line drivers with separate \overline{OE} inputs. When \overline{OE} is low, the devices pass inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT2240A is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT2240A is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54ABT2240A, SN74ABT2240A **OCTAL BUFFERS AND LINE/MOS DRIVERS**


WITH 3-STATE OUTPUTS SCBS232E – JANUARY 1991 – REVISED OCTOBER 1998

FUNCTION TABLE (each buffer)							
INP	UTS	OUTPUT					
OE	A Y						
L	Н	L					
L	L	н					
Н	Х	Z					

logic symbol[†]




logic diagram (positive logic)





SCBS232E - JANUARY 1991 - REVISED OCTOBER 1998



PW package 128°C/W Storage temperature range, T_{stg} 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCBS232E – JANUARY 1991 – REVISED OCTOBER 1998

recommended operating conditions (see Note 3)

		SN54AB1	2240A	SN74ABT2240A		UNIT	
			MIN	MAX	MIN	MAX	UNIT
V _{CC} Supply voltage		4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage		2		2		V
VIL Low-level input voltage			0.8		0.8	V	
V _I Input voltage		0	VCC	0	VCC	V	
I _{OH} High-level output current			-24		-32	mA	
IOL	IOL Low-level output current			12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
Т _А	Operating free-air temperature	-		125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	METER TEST CONDITIONS		Т	A = 25°C	;	SN54ABT2240A		SN74ABT2240A		UNIT	
PARAI	VIETER	TEST CO	NDITIONS	MIN	MIN TYPT MAX		MIN MAX		MIN MAX		
VIK		V _{CC} = 4.5 V,	lı = –18 mA		.n	-1.2		-1.2		-1.2	V
V _{CC} = 4.5 V,		IOH = -3 mA	2.5	36 1		2.5		2.5			
Vari		V _{CC} = 5 V,	I _{OH} = -3 mA	3		0	3		3		v
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2	C		2				v
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2		
VOL		V _{CC} = 4.5 V,	I _{OL} = 12 mA			0.8		0.8		0.8	V
V _{hys}					100						mV
Ц		V _{CC} = 5.5 V,	$V_{I} = V_{CC}$ or GND			±1		±1		±1	μΑ
IOZH		V _{CC} = 5.5 V,	V _O = 2.7 V			10*		10		10	μΑ
I _{OZL}		V _{CC} = 5.5 V,	V _O = 0.5 V			-10*		-10		-10	μΑ
l _{off}		V _{CC} = 0,	VI or VO \leq 4.5 V			±100				±100	μΑ
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ
10‡		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
			Outputs high		1	250		250		250	μA
ICC		$V_{CC} = 5.5 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low		24	30		30		30	mA
			Outputs disabled		0.5	250		250		250	μA
	Data	$V_{CC} = 5.5 V$, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	
∆ICC§		Other inputs at V _{CC} or GND	Outputs disabled			0.05		0.05		0.05	mA
	Control inputs					1.5		1.5		1.5	
Ci		VI = 2.5 V or 0.5 V			4						pF
Co		V _O = 2.5 V or 0.5 V			7						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54ABT2240A, SN74ABT2240A OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS SCBS232E – JANUARY 1991 – REVISED OCTOBER 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER								
	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
tPLH	A	v	1	3	4	1	5	ns
^t PHL		I	2.1	4.8	5.8	2.1	6.3	115
^t PZH	ŌĒ	V	1.5	3.7	4.7	1.5	6.1	ns
^t PZL		I	1.7	6.5	7.6	1.7	8.8	115
^t PHZ	OE	V	1.8	3.8	6.4	1.5	6.8	ns
^t PLZ	UE	I	1	4.7	5.8	1	6.9	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		SN74ABT224				40A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V,$ $T_A = 25^{\circ}C$			MIN	MAX	UNIT
		A ST	MIN	TYP	MAX			
^t PLH	А	200	1	3	4.1	1	4.8	ns
^t PHL	A		2.1	4.1	5.1	2.1	5.4	115
^t PZH	OE		1.1	3.1	4.7	1.1	5.2	ns
^t PZL			1.7	4.5	6.4	1.7	6.8	115
^t PHZ	OE	V	1.8	3.4	5.7	1.8	6.4	
^t PLZ	UE		1.9	3.6	6	1.9	6.2	ns
	3-							



SCBS232E – JANUARY 1991 – REVISED OCTOBER 1998



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns. t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1998, Texas Instruments Incorporated