SN54ABT16841...WD PACKAGE

SN74ABT16841...DL PACKAGE

SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

These 20-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

(TOP VIEW) 56 🛮 1LE 1OE 55 | 1D1 1Q1 **4**2 1Q2 **4**3 54 | 1D2 GND 4 53 | GND 1Q3 **[**]5 52 📙 1D3 1Q4 **[**]6 51 | 1D4 V<sub>CC</sub> []7 50 | V<sub>CC</sub> 1Q5 **4**8 49 📙 1D5 48 U 1D6 1Q6 **4**9 1Q7 🛮 10 47 🛮 1D7 GND [] 11 46 [] GND 1Q8 🛮 12 45 1D8 1Q9 **4**13 44 | 1D9 1Q10 14 43 1D10 2Q1 **1**15 42 D1 2Q2 16 41 🛛 2D2 2Q3 [ 17 40 L 2D3 39 [] GND GND 418 2Q4 🛮 19 38 **1** 2D4 2Q5 **1**20 37 L 2D5 2Q6 🛮 21 36 2D6 V<sub>CC</sub> ∐22 35 □ v<sub>cc</sub> 2Q7 **[**] 23 34 🛮 2D7 2Q8 **1**24 33 | 2D8 GND 125 32 | GND 2Q9 🛮 26 31 D 2D9 2Q10 []27 30 D2D10 20E L 28 29 L 2LE

The 'ABT16841 can be used as two 10-bit latches or one 20-bit latch. The 20 transparent D-type latches provide true data at the outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $1\overline{OE}$  or  $2\overline{OE}$ ) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

The output-enable input does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

### description (continued)


When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{\text{OE}}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16841 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16841 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE** (each 10-bit latch)

	•		
	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	X	X	Z

## logic symbol†





<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

## logic diagram (positive logic)





To Nine Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, Vol	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16841	96 mA
SN74ABT16841	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DL package	
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

### recommended operating conditions (see Note 3)

			SN54AB	Γ16841	SN74ABT	UNIT	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	VIH High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
IOH	OH High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate Outputs enabled			10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200	·	μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CC	ONDITIONS	Т	A = 25°C	;	SN54ABT16841		SN74ABT16841		UNIT	
	ANAMETER	1231 00	MOITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	ONT	
٧ıĸ		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
\ <sub>\/</sub> a		$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				V	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V <sub>CC</sub> = 4.5 V	$I_{OL} = 48 \text{ mA}$			0.55		0.55			V	
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V	
$V_{hys}$					100						mV	
١.		$V_{CC} = 0 \text{ to } 5.5 \text{ V}$	$V_{I} = V_{CC}$ or GND			±1				±1	μА	
''	$V_{CC} = 5 \text{ V}, V_{I}$		CC or GND					±5			μΛ	
IOZPU	‡	$V_{CC} = 0 \text{ to } 2.1 \text{ V}_{O}$ $V_{O} = 0.5 \text{ V to } 2.7$	V, <del>OE</del> = X			±50		±50		±50	μΑ	
IOZPD	‡	V <sub>CC</sub> = 2.1 V to 0 V <sub>O</sub> = 0.5 V to 2.7	, V, <del>OE</del> = X			±50	其常	±50		±50	μΑ	
lozh		$V_{CC} = 2.1 \text{ V to } 5$ $V_{O} = 2.7 \text{ V, OE } \ge$			- %	10	C	10		10	μΑ	
lozL		$V_{CC} = 2.1 \text{ V to } 5$ $V_{O} = 0.5 \text{ V}, \overline{\text{OE}} \ge$	.5 V, : 2 V		The second	-10	100	-10		-10	μΑ	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_{I}$ or $V_{O} \le 4.5 V$			±100				±100	μΑ	
ICEX	Outputs high	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 5.5 V			50		50		50	μΑ	
ΙΟ§		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$	-50	-100	-180	-50	-180	-50	-180	mA	
	Outputs high	V 5 5 V 1				0.5		0.5				
ICC	Outputs low	$V_{CC} = 5.5 \text{ V}, 1_{O} = V_{CC} \text{ or GNE}$		89			89		89	mA		
	Outputs disabled	1 100 110	11 - 160 01 6145			0.5		0.5		0.5		
$V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA			
Ci		V <sub>I</sub> = 2.5 V or 0.5	V		3.5						pF	
Со		$V_0 = 2.5 \text{ V or } 0.5$	5 V		7.5						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54AE	T16841	
		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	MIN MAX	UNIT
		MIN MAX		
t <sub>W</sub>	Pulse duration, LE high or low	4	4	ns
t <sub>su</sub>	Setup time, data before LE↓	3	3	ns
th	Hold time, data after LE↓	2.6	2.6	ns



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup> This parameter is characterized, but not production tested.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN74AB		3T16841		
		V <sub>CC</sub> = 5 T <sub>A</sub> = 25°	V, ℃	MIN	MAX	UNIT
		MIN MAX				
t <sub>W</sub>	Pulse duration, LE high or low	4		4		ns
t <sub>su</sub>	Setup time, data before LE↓	1		1		ns
t <sub>h</sub>	Hold time, data after LE↓	2		2		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)


			SN5	4ABT16	841			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub>	C = 5 V \ = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
t <sub>PLH</sub>	D	Q	1.1_	3.2	4.3	1.1	5.7	ns
<sup>t</sup> PHL	D	4.	1.6	3.5	4.5	1.6	5.3	110
t <sub>PLH</sub>	LE		1.1	3.2	4.4	1.1	5.6	ns
<sup>t</sup> PHL	LL	200	1.6	3.4	5	1.6	5.5	110
<sup>t</sup> PZH	<del></del>	132	1.2	3.2	4.7	1.2	5.8	20
tPZL	ŌĒ	d Co	1.7	3.6	5	1.7	5.7	ns
t <sub>PHZ</sub>	ŌĒ	Q	2.2	4.1	6.6	2.2	7.7	ns
<sup>t</sup> PLZ	OE	· ·	1.9	4.4	5.8	1.2	8.4	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

	SN74ABT16			841				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub>	CC = 5 V A = 25°C	!, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
t <sub>PLH</sub>	D	Q	1.1	3.2	4.3	1.1	5	ne
<sup>t</sup> PHL			1.6	3.5	4.5	1.6	5.1	ns
t <sub>PLH</sub>	LE	Q	1.1	3.2	4.4	1.1	5	ns
t <sub>PHL</sub>			1.6	3.4	4.6	1.6	5	115
<sup>t</sup> PZH		<del>OE</del> Q	1.2	3.2	4.7	1.2	5.7	ns
t <sub>PZL</sub>	OE		1.7	3.6	5	1.7	5.6	115
<sup>t</sup> PHZ	ŌĒ	Q	2.2	4.1	5.7	2.2	6.5	nc
t <sub>PLZ</sub>	UE UE	Q	1.9	4.4	5.8	1.9	7.1	ns

SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

