SCBS096G - FEBRUARY 1991 - REVISED OCTOBER 1998

SN54ABT16241A . . . WD PACKAGE

SN74ABT16241A . . . DGG, DGV, OR DL PACKAGE

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'ABT16241A devices are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and complementary output-enable (OE and  $\overline{OE}$ ) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN54ABT16241A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16241A is characterized for operation from –40°C to 85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SCBS096G - FEBRUARY 1991 - REVISED OCTOBER 1998

#### **FUNCTION TABLES**

INPU'	INPUTS			
10E, 40E	10E, 40E 1A, 4A			
L	Н	Н		
L	L	L		
Н	Χ	Z		

INPU'	OUTPUTS	
20E, 30E 2A, 3A		2Y, 3Y
Н	Н	Н
Н	L	L
L	Χ	Z

#### logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS096G - FEBRUARY 1991 - REVISED OCTOBER 1998

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high or power-off state, V <sub>O</sub>	
Current into any output in the low state, IO: SN54ABT16241A	96 mA
SN74ABT16241A	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, Teta	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCBS096G - FEBRUARY 1991 - REVISED OCTOBER 1998

#### recommended operating conditions (see Note 3)

	2		SN54ABT	16241A	SN74ABT	UNIT	
			MIN	MAX	MIN	MAX	UNII
V <sub>CC</sub> Supply voltage		4.5	5.5	4.5	5.5	V	
VIH High-level input voltage		2		2		V	
V <sub>IL</sub> Low-level input voltage			0.8		0.8	V	
V <sub>I</sub> Input voltage		0	Vcc	0	Vcc	V	
IOH High-level output current			-24		-32	mA	
lOL	IOL Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
T <sub>A</sub> Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T	A = 25°C		SN54ABT16241A		SN74ABT16241A		UNIT	
FARAI	WIETER	1231 00	NDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
٧ıK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2	3	-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5		2	2.5		2.5			
Vон		$V_{CC} = 5 V$ ,	I <sub>OH</sub> = -3 mA	3	1.30	_6	3		3		V	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2		0	2				V	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V <sub>CC</sub> = 4.5 V	$I_{OL} = 48 \text{ mA}$			0.55		0.55			V	
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V	
V <sub>hys</sub>					100						mV	
lį		V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ	
lozh		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10	10			10	μΑ	
lozL		$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 \text{ V}$	-10			-10		-10	μΑ		
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$	±100					±100	μΑ		
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
IO <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high			3		3		3		
ICC		$I_{O} = 0$ ,	Outputs low			34		34		34	mA	
	_	$V_I = V_{CC}$ or GND	Outputs disabled			3		3		3		
	Data	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1		1.5		1		
∆I <sub>CC</sub> § inputs		Other inputs at VCC or GND Outputs disabled				0.05		1		0.05	mA	
	Control inputs	$V_{CC} = 5.5 \text{ V}$ , One in Other inputs at $V_{CC}$		1.5			1.5		1.5			
C <sub>i</sub> V <sub>I</sub> = 2.5 V o		V <sub>I</sub> = 2.5 V or 0.5 V			3.5						pF	
Co		V <sub>O</sub> = 2.5 V or 0.5 V			7.5						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

SCBS096G - FEBRUARY 1991 - REVISED OCTOBER 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

				SN54	ABT162	241A		
PARAMETER		TO (OUTPUT)	V (	$V_{CC} = 5 V$ , $T_A = 25^{\circ}C$			MAX	UNIT
			MIN	TYP	MAX			
t <sub>PLH</sub>	А	<b>~</b>	0.9	2.7	3.4	0.9	3.8	no
<sup>t</sup> PHL		ī	0.9	2.7	3.9	0.9	4.6	ns
<sup>t</sup> PZH	05 05		1.2	3.3	4.2	1.2	5.1	ns
t <sub>PZL</sub>	OE or OE	ı	1.3	3.4	5.9	1.3	7	115
t <sub>PHZ</sub>	OE or <del>OE</del>	<b>~</b>	1.5	4.1	5.5	1.5	7	ns
<sup>t</sup> PLZ		'	1.7	3.6	5.1	1.7	5.7	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	<b>V</b> (	CC = 5 V	!, ;	MIN	MAX	UNIT
		2 3	MIN	TYP	MAX			
<sup>t</sup> PLH	А	36, 3	1	2.7	3.4	1	3.7	ns
<sup>t</sup> PHL		1.35	1	2.7	3.9	1	4.5	115
<sup>t</sup> PZH	0F at <del>0F</del>	V.C	1.2	3.3	4.2	1.2	5	ne
t <sub>PZL</sub>	OE or OE		1.3	3.4	5.9	1.3	6.9	ns
<sup>t</sup> PHZ	0F at 0F	V	1.5	4.1	5.2	1.5	6.2	ns
<sup>t</sup> PLZ	OE or <del>OE</del>		1.7	3.6	5.1	1.7	5.6	115

SCBS096G - FEBRUARY 1991 - REVISED OCTOBER 1998

#### PARAMETER MEASUREMENT INFORMATION **TEST** S1 500 $\Omega$ From Output Open tPLH/tPHL **Under Test** GND 7 V tPLZ/tPZL $C_1 = 50 pF$ tPHZ/tPZH Open 500 $\Omega$ (see Note A) LOAD CIRCUIT 1.5 V **Timing Input** 0 V tw tsu th 3 V 3 V 1.5 V Input 1.5 V 1.5 V **Data Input** 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION** SETUP AND HOLD TIMES 3 V 3 V Output 1.5 V 1.5 V 1.5 V Input Control 0 V **tPZL tPLH tPHL tPLZ** Output 3.5 V VOH Waveform 1 1.5 V 1.5 V Output V<sub>OL</sub> + 0.3 V S1 at 7 V (see Note B) <sup>t</sup>PHZ tpLH tPHL ─ **tPZH** Output ۷он V<sub>OH</sub> - 0.3 V Waveform 2 1.5 V .5 V 1.5 V Output S1 at Open ≈ 0 V VOL

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

**VOLTAGE WAVEFORMS** 

**PROPAGATION DELAY TIMES** 

**INVERTING AND NONINVERTING OUTPUTS** 

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.

(see Note B)

**VOLTAGE WAVEFORMS** 

**ENABLE AND DISABLE TIMES** 

LOW- AND HIGH-LEVEL ENABLING

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

