### SN54ABT16825, SN74ABT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS218C - JUNE 1992 - REVISED MAY 1997


- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'ABT16825 are 18-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as two 9-bit buffers or one 18-bit buffer. They provide true data.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all nine affected outputs are in the high-impedance state.

SN54ABT16825 . . . WD PACKAGE SN74ABT16825 . . . DGG OR DL PACKAGE (TOP VIEW)



When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16825 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16825 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

## SN54ABT16825, SN74ABT16825 **18-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCBS218C – JUNE 1992 – REVISED MAY 1997

#### **FUNCTION TABLE** (each 9-bit section)


	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z

#### logic symbol†



 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)





## SN54ABT16825, SN74ABT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS218C - JUNE 1992 - REVISED MAY 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, I <sub>O</sub> : SN54ABT16825	96 mA
SN74ABT16825	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	81°C/W
DL package	
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

	3,35				SN74ABT16825		UNIT	
		7 3º	MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage	23	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	A Chin	2		2		V	
V <sub>IL</sub>	Low-level input voltage	C		0.8		0.8	V	
VI	Input voltage		0	Vcc	0	VCC	V	
Іон	High-level output current		Q	-24		-32	mA	
loL	Low-level output current		(0)	48		64	mA	
Δt/Δν Ι	Input transition rise or fall rate	Control pins	Pac	4		4	ns/V	
	input transition rise of fair fale	Data pins	40	10		10	115/ V	
Δt/ΔVCC	Power-up ramp rate	200		200		μs/V		
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C		

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

## SN54ABT16825, SN74ABT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS218C - JUNE 1992 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT16825		SN74ABT16825		UNIT	
				MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT	
٧ıK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5			
\/a		$V_{CC} = 5 \text{ V}, \qquad I_{OH} = -3 \text{ mA}$		3			3		3		v	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				V	
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2			
VoL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V	
V <sub>hys</sub>					100						mV	
Ц		$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or GN				±1		±1		±1	μΑ	
lozpu‡	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OE} = X$		±50		±50			±50	μΑ			
lozpD <sup>‡</sup>	‡	$V_{CC} = 2.1 \text{ V to } 0,$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OE} = X$		±50		4	±50		±50	μΑ		
lozh		$V_{CC} = 2.1 \text{ V} \text{ to } 5.5 \text{ V},$ $V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$			3	10		10		10	μΑ	
$V_{CC} = 2.1$ $V_{O} = 0.5$		$V_{CC} = 2.1 \text{ V}_{O} \text{ to}$ $V_{O} = 0.5 \text{ V}, \overline{OE}$	5.5 V, ≥ 2 V			-10	N. S.	-10		-10	μΑ	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ	
ICEX	Outputs high	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 5.5 V			50		50		50	μΑ	
ΙΟ <sup>§</sup>		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$	-50	-100	-180	-50	-180	-50	-180	mA	
	Outputs high	V 55V1				2		2		2		
ICC	Outputs low	$V_{CC} = 5.5 \text{ V}, I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$				32		32		32	mA	
	Outputs disabled					2		2		2		
ΔI <sub>CC</sub> ¶		$V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA	
Ci		V <sub>I</sub> = 2.5 V or 0.	5 V	3							pF	
Co		$V_0 = 2.5 \text{ V or } 0$	).5 V	7.5							pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16825		SN74ABT16825		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	А	Y	1	1.9	3.6	1	4.1	1	3.9	ns ns
<sup>t</sup> PHL			1	2.1	3.9	1 8	4.7	1	4.4	
<sup>t</sup> PZH	ŌĒ	Y	1	2.8	5.5	1/2	6.4	1	6.1	ns
<sup>t</sup> PZL			1	2.8	5.4	37)	6.3	1	6	
<sup>t</sup> PHZ	ŌĒ	Y	2.4	4.5	6.8	2.4	7.1	2.4	6.9	no
<sup>t</sup> PLZ			1.6	3.7	6.2	1.6	7.6	1.6	6.6	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .


<sup>&</sup>lt;sup>‡</sup>This parameter is characterized, but not production tested.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SCBS218C - JUNE 1992 - REVISED MAY 1997

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f} \leq$  2.5 ns.  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

