

54LS283/DM54LS283/DM74LS283 4-Bit Binary Adders with Fast Carry

General Description

Connection Diagram


These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Features

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with
- the economy of ripple carry Typical add times
 - Two 8-bit words 25 ns Two 16-bit words 45 ns
- Typical power dissipation per 4-bit adder 95 mW
- Alternate Military/Aerospace device (54LS283) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.





June 1989

© 1995 National Semiconductor Corporation TL/F/6421 RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

 If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage
 7V

 Input Voltage
 7V

 Operating Free Air Temperature Range DM54LS and 54LS
 -55°C to + 125°C 0°C to + 70°C

 Storage Temperature Range
 -65°C to + 150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS283			DM74LS283			Units
	i alameter	Min	Nom	Мах	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage	2			2			V
VIL	Low Level Input Voltage			0.7			0.8	V
ЮН	High Level Output Current			-0.4			-0.4	mA
IOL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0	_ <	70	°C
-	•						24	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4	v
		$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
lj –	Input Current @ Max Input Voltage	$V_{CC} = Max$ $V_{I} = 7V$	A, B			0.2	mA
			C0			0.1	
IIH	High Level Input Current	V _{CC} = Max	A, B			40	μΑ
		$V_{ } = 2.7V$	C0			20	
IIL	Low Level Input	V _{CC} = Max	A, B			-0.8	mA
	Current	$V_{I} = 0.4V$	C0			-0.4	
I _{OS}	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
I _{CC1}	Supply Current	V _{CC} = Max (Note 3)			19	34	mA
I _{CC2}	Supply Current	V _{CC} = Max (Note 4)			22	39	mA

Note 1: All typicals are at V_{CC}\,=\,5V,\,T_{A}\,=\,25^{\circ}C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC1} is measured with all outputs open, all B inputs low and all other inputs at 4.5V, or all inputs at 4.5V.

Note 4: I_{CC2} is measured with all outputs open and all inputs grounded.

Symbol	Parameter	From (Input) To (Output)	$R_L = 2 k\Omega$				
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ1, Σ2		24		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ1, Σ2		24		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ3		24		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ3		24		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ4		24		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ4		24		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	$A_i \text{ or } B_i$ to Σ_i		24		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$A_i \text{ or } B_i$ to Σ_i		24	S.	30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to C4		17	s m	24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to C4	en l	17	C.	25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A _i or B _i to C4	12	17		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A _i or B _i to C4		17		26	ns

Function Table

				Outputs							
Input				When C0 = L			When C0 = H				
				When C2 = L			When C2 = H				
A1	B1	A2	B2	Σ1	Σ2	C2	Σ1	Σ2	C2		
A3	В3	A4	B4	Σ3	Σ4	C4	Σ3	Σ4	C4		
L	L	L	L	L	L	Ĺ	н	L	L		
н	L	L	L	н	L	L	L	н	L		
L	н	L	L	н	L	L	L	н	L		
н	ін	L	L	L	н	L	н	н	L		
L	L	н	L	L	н	L	н	н	L		
Н	L	н	L	н	н	L	L	L	н		
L	н	н	L L	н	н	L	L	L	н		
н	н	н	L	L	L	н	н	L	н		
L	L	L	н	L	н	L	н	н	L		
н	L	L	н	н	н	L	L	L	н		
L	Н	L	н	н	н	L	L	L	н		
н	н	L	н	L	L	н	н	L L	н		
L	L	н	Н	L) L	н	н	L L	н		
н	L	н	н	н	L	н	L	н	н		
L L	н	н	н	н	L	н	L	н	н		
н	н	н	н	L	н	н	н	н	н		

H = High Level, L = Low Level

Note: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs $\Sigma1$ and $\Sigma2$ and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs $\Sigma3$, $\Sigma4$, and C4.

TL/F/6421-3

