

May 2007

# 74VHC153 Dual 4-Input Multiplexer

## **Features**

- High Speed: t<sub>PD</sub> = 5.0ns at T<sub>A</sub> = 25°C
- Low power dissipation:  $I_{CC} = 4\mu A$  (Max.) at  $T_A = 25^{\circ}C$
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (Min.)
- Power down protection is provided on all inputs
- Pin and function compatible with 74HC153

## **General Description**


The VHC153 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC153 is a high-speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the VHC153 can act as a function generator and generate any two functions of three variables. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

## **Ordering Information**

Order Number	Package Number	Package Description
74VHC153M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC153SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC153MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number.


## **Connection Diagram**




## **Pin Description**

Pin Names	Description				
I <sub>0a</sub> –I <sub>3a</sub>	Side A Data Inputs				
I <sub>0b</sub> –I <sub>3b</sub> Side B Data Inputs					
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs				
Ēa	Side A Enable Input				
Ē <sub>b</sub>	Side B Enable Input				
Z <sub>a</sub>	Side A Output				
Z <sub>b</sub>	Side B Output				

## **Logic Symbols**






## **Functional Description**

The VHC153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs  $(S_0,\ S_1).$  The two 4-input multiplexer circuits have individual active-LOW Enables  $(\overline{E}_a,\overline{E}_b)$  which can be used to strobe the outputs independently. When the Enables  $(\overline{E}_a,\overline{E}_b)$  are HIGH, the corresponding outputs  $(Z_a,Z_b)$  are forced LOW. The VHC153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the Select inputs. The logic equations for the outputs are shown below.

$$Z_a = \overline{E}_a \cdot (I_{0a} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1a} \cdot \overline{S}_1 \cdot S_0 + I_{2a} \cdot S_1 \cdot S_0 + I_{2a} \cdot S_1 \cdot S_0$$
$$+ I_{3a} \cdot S_1 \cdot S_0)$$

$$\begin{split} Z_b &= \overline{\mathsf{E}}_b \bullet (\mathsf{I}_{0b} \bullet \overline{\mathsf{S}}_1 \bullet \overline{\mathsf{S}}_0 + \mathsf{I}_{1b} \bullet \overline{\mathsf{S}}_1 \bullet \mathsf{S}_0 + \mathsf{I}_{2b} \bullet \mathsf{S}_1 \bullet \mathsf{S}_0 \\ &+ \mathsf{I}_{3b} \bullet \mathsf{S}_1 \bullet \mathsf{S}_0) \end{split}$$

## **Truth Table**




H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
V <sub>IN</sub>	DC Input Voltage	-0.5V to +7.0V
V <sub>OUT</sub>	DC Output Voltage	–0.5V to V <sub>CC</sub> + 0.5V
I <sub>IK</sub>	Input Diode Current	–20mA
I <sub>OK</sub>	Output Diode Current	±20mA
I <sub>OUT</sub>	DC Output Current	±25mA
I <sub>CC</sub>	DC V <sub>CC</sub> / GND Current	±50mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
$T_L$	Lead Temperature (Soldering, 10 seconds)	260°C

# Recommended Operating Conditions<sup>(1)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating		
V <sub>CC</sub>	Supply Voltage	2.0V to +5.5V		
V <sub>IN</sub>	Input Voltage	0V to +5.5V		
V <sub>OUT</sub>	Output Voltage	0V to V <sub>CC</sub>		
T <sub>OPR</sub>	Operating Temperature	–40°C to +85°C		
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time,			
	$V_{CC} = 3.3V \pm 0.3V$	0ns/V ~ 100ns/V		
	$V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 20ns/V		

#### Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

					T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to +85°C		
Symbol	Parameter	V <sub>CC</sub> (V)	Con	Conditions		Тур.	Max.	Min.	Max.	Units
V <sub>IH</sub>	HIGH Level Input	2.0			1.50			1.50		V
	Voltage	3.0-5.5			0.7 x V <sub>CC</sub>			0.7 x V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Input	2.0					0.50		0.50	V
	Voltage	3.0-5.5					0.3 x V <sub>CC</sub>		0.3 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level	2.0	$V_{IN} = V_{IH}$	$I_{OH} = -50\mu A$	1.9	2.0		1.9		V
	Output Voltage	3.0	or V <sub>IL</sub>		2.9	3.0		2.9		
		4.5			4.4	4.5		4.4		
		3.0		$I_{OH} = -4mA$	2.58			2.48		
		4.5		$I_{OH} = -8mA$	3.94			3.80		
V <sub>OL</sub>	LOW Level	2.0	$V_{IN} = V_{IH}$	$I_{OL} = 50\mu A$		0.0	0.1		0.1	V
	Output Voltage	3.0	or V <sub>IL</sub>			0.0	0.1		0.1	
		4.5				0.0	0.1		0.1	
		3.0		I <sub>OL</sub> = 4mA			0.36		0.44	
		4.5		I <sub>OL</sub> = 8mA	3	k 34	0.36		0.44	
I <sub>IN</sub>	Input Leakage Current	0–5.5	V <sub>IN</sub> = 5.5V or GND		36 B	3	±0.1		±1.0	μΑ
I <sub>CC</sub>	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		C	3.	4.0		40.0	μA

# **AC Electrical Characteristics**


	13			Т	- A = 25°	С	T <sub>A</sub> = -	–40°C 85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay,	3.3 ± 0.3	$C_L = 15pF$		7.7	11.9	1.0	14.0	ns
	$I_n$ to $Z_n$		$C_L = 50pF$		10.2	15.4	1.0	17.5	
		5.0 ± 0.5	$C_L = 15pF$		5.0	7.7	1.0	9.0	ns
			$C_L = 50pF$		6.5	9.7	1.0	11.0	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay,	3.3 ± 0.3	$C_L = 15pF$		10.8	16.7	1.0	19.5	ns
	S <sub>n</sub> to Z <sub>n</sub>		$C_L = 50pF$		13.3	20.2	1.0	23.0	
		5.0 ± 0.5	$C_L = 15pF$		6.8	9.9	1.0	11.5	ns
			$C_L = 50pF$		8.3	11.9	1.0	13.5	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay,	3.3 ± 0.3	$C_L = 15pF$		6.3	10.1	1.0	12.0	ns
	$E_n$ to $Z_n$		$C_L = 50pF$		8.8	13.6	1.0	15.5	
		5.0 ± 0.5	$C_L = 15pF$		4.4	6.4	1.0	7.5	ns
			$C_L = 50pF$		5.9	8.4	1.0	9.5	
C <sub>IN</sub>	Input Capacitance		V <sub>CC</sub> = Open		4	10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance		(2)		20				pF

#### Note:

2.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$ 

# **Physical Dimensions**

Dimensions are in millimeters unless otherwise noted.




M16AREVK


DETAIL A

Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A


# Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





AND PATTERN RECOMMENDATION






## DIMENSIONS ARE IN MILLIMETERS

# NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
  B. DIMENSIONS ARE IN MILLIMETERS.
  C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.




M16DREVC

Figure 2. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

# Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.



MTC16rev4

Figure 3. 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16





#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

Across the board. Around the world.™ ActiveArray™ Bottomless™ Build it Now™ CoolFET™  $CROSSVOLT^{TM}$ CTL™ Current Transfer Logic™ DOME™  $E^2CMOS^\intercal$ 

EcoSPARK<sup>®</sup> EnSigna™ FACT Quiet Series™ FACT  $\mathsf{FAST}^{^{\circledR}}$ FASTr™ FPS™  $\mathsf{FRFET}^{\scriptscriptstyle{\circledR}}$ GlobalOptoisolator™

GTO™ HiSeC™ i-Lo™ Power-SPM™ PowerTrench® ImpliedDisconnect™ IntelliMAX™ Programmable Active Droop™

QFET<sup>°</sup> ISOPLANAR™ QS™ MICROCOUPLER™ QT Optoelectronics™

MicroPak™

PDP-SPM™

Quiet Series™ MICROWIRE™ RapidConfigure™ Motion-SPM™ MSX™ RapidConnect™ . ScalarPump™ MSXPro™  $OCX^{TM}$ SMART START™ SPM® OCXPro™ OPTOLOGIC® STEALTH™ **OPTOPLANAR®** SuperFET™ SuperSOT™3 PACMAN™

РОР™ SuperSOT™8 Power220® SyncFET™ Power247<sup>®</sup> TCM™ PowerEdge™ The Power Franchise PowerSaver™

SuperSOT™6

TinyBoost™ TinyBuck™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™

TinyWire™ TruTranslation™ μSerDes™ UHC® UniFET™  $VCX^{TM}$ Wire™

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 126