

August 1993 Revised February 2002

74VHC161

4-Bit Binary Counter with Asynchronous Clear

General Description

The VHC161 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC161 is a high-speed synchronous modulo-16 binary counter. This device is synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The VHC161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages

Features


- High Speed:
 - $f_{MAX} = 185 \text{ MHz (typ)}$ at $T_A = 25^{\circ}\text{C}$
- Synchronous counting and loading
- High-speed synchronous expansion
- Low power dissipation:
 - $I_{CC}=4~\mu A$ (max) at $T_A=25^{\circ} C$
- \blacksquare High noise immunity: $V_{NIH} = V_{NIL} = 28\%~V_{CC}$ (min)
- Power down protection provided on all inputs
- Low noise: V_{OLP} = 0.8V (max)
- Pin and function compatible with 74HC161


Ordering Code:

Order Number	Package Number	Package Description
74VHC161M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC161SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC161MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC161N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Logic Symbols





Connection Diagram



Pin Descriptions

Pin Names	Description
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
СР	Clock Pulse Input
MR	Asynchronous Master Reset Input
P ₀ -P ₃	Parallel Data Inputs
PE	Parallel Enable Inputs
Q_0-Q_3	Flip-Flop Outputs
тс	Terminal Count Output

Functional Description


The VHC161 counts in modulo-16 binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the VHC161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset, parallel load, count-up and hold. Five control inputs-Master Reset, Parallel Enable (PE), Count Enable Parallel (CEP and Count Enable Trickle (CET)-determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{\text{PE}}$ and $\overline{\text{MR}}$ HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The VHC161 uses D-type edge-triggered flip-flops and changing the \overline{PE} , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min to start its final cycle. Since this final cycle requires 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or

Logic Equations: Count Enable = CEP • CET • \overline{PE} $TC = Q_0 • Q_1 • Q_2 • Q_3 • CET$



State Diagram Mode Select Table Action on the Rising CET CEP MR Clock Edge (_/_) Χ Reset (Clear) Load $(P_n \rightarrow Q_n)$ Χ Н Count (Increment) No Change (Hold) No Change (Hold) H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial **Block Diagram** DETAIL A DETAIL A DETAIL A DETAIL A Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V DC Input Voltage (V_{IN}) -0.5V to +7.0V DC Output Voltage (V_{OUT}) -0.5V to $V_{CC} + 0.5V$ Input Diode Current (I_{IK}) -20 mA Output Diode Current (I_{OK}) ±20 mA DC Output Current (I_{OUT}) ±25 mA DC V_{CC}/GND Current (I_{CC}) ±50 mA -65°C to +150°C Storage Temperature (T_{STG})

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 2)

Input Rise and Fall Time $(t_r,\,t_f)$

$$\begin{split} \text{V}_{\text{CC}} = 3.3 \text{V} \pm 0.3 \text{V} & 0 \sim 100 \text{ ns/V} \\ \text{V}_{\text{CC}} = 5.0 \text{V} \pm 0.5 \text{V} & 0 \sim 20 \text{ ns/V} \end{split}$$

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C		$T_A = -40^{\circ}C$	to +85°C	Units	Conditions		
Oyillboi	i diametei	(V)	Min Typ Max		Min Max		Oilles	Conditions		
V _{IH}	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 - 5.5	0.7 V _{CC}		- Be	0.7 V _{CC}	C	V		
V _{IL}	LOW Level	2.0		-	0.50	-40	0.50	V		
	Input Voltage	3.0 – 5.5			$0.3\mathrm{V_{CC}}$	O 2	0.3 V _{CC}	V		
V _{OH}	HIGH Level	2.0	1.9	2.0	ď	1.9				
	Output Voltage	3.0	2.9	3.0		2.9		V		$I_{OH} = -50 \mu A$
		4.5	4.4	4.5		4.4			$V_{IN} = V_{IH}$	
		3.0	2.58			2.48		V	or V _{IL}	I _{OH} = -4 mA
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	2.0		0.0	0.1		0.1			
	Output Voltage	3.0		0.0	0.1		0.1	V		$I_{OL} = 50 \; \mu A$
		4.5		0.0	0.1		0.1		$V_{IN} = V_{IH}$	
		3.0			0.36		0.44	V	or V _{IL}	I _{OL} = 4 mA
		4.5			0.36		0.44	V		$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 – 5.5	5		±0.1		±1.0	μΑ	$V_{IN} = 5.5V$	or GND
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC}$	or GND

Noise Characteristics

Symbol	Parameter	V _{CC}	T _A =	25°C	Units	Conditions	
		(V)	Тур	Limits		Conditions	
V _{OLP} (Note 3)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.4	0.8	V	C _L = 50 pF	
V _{OLV} (Note 3)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.4	-0.8	V	C _L = 50 pF	
V _{IHD} (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	C _L = 50 pF	
V _{ILD} (Note 3)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	C _L = 50 pF	

Note 3: Parameter guaranteed by design.

AC Electrical Characteristics

Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$			$T_A = -40^{\circ}$	° to +85°C	Units	Conditions
Symbol		(V)	Min	Тур	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay	3.3 ± 0.3		8.3	12.8	1.0	15.0		C _L = 15 pF
t _{PHL}	Time (CP-Q _n)	3.3 ± 0.3		10.8	16.3	1.0	18.5	ns	C _L = 50 pF
		50.05		4.9	8.1	1.0	9.5		C _L = 15 pF
		5.0 ± 0.5		6.4	10.1	1.0	11.5	ns	C _L = 50 pF
t _{PLH}	Propagation Delay	3.3 ± 0.3		8.7	13.6	1.0	16.0	no	C _L = 15 pF
t_{PHL}	Time (CP-TC, Count)	3.3 ± 0.3		11.2	17.1	1.0	19.5	ns	C _L = 50 pF
		5.0 ± 0.5		4.9	8.1	1.0	9.5	ns	C _L = 15 pF
		5.0 ± 0.5		6.4	10.1	1.0	11.5	115	C _L = 50 pF
t _{PLH}	Propagation Delay	3.3 ± 0.3		11.0	17.2	1.0	20.0	ns	C _L = 15 pF
t_{PHL}	Time (CP-TC, Load)	3.3 ± 0.3		13.5	20.7	1.0	23.5	115	C _L = 50 pF
		5.0 ± 0.5		6.2	10.3	1.0	12.0	ne	C _L = 15 pF
		3.0 ± 0.3		7.7	12.3	1.0	14.0	ns	C _L = 50 pF
t _{PLH}	Propagation Delay	3.3 ± 0.3		7.5	12.3	1.0	14.5	ns	C _L = 15 pF
t _{PHL}	Time (CET-TC)	3.3 ± 0.3		10.5	15.8	1.0	18.0	115	C _L = 50 pF
		5.0 ± 0.5		4.9	8.1	1.0	9.5	ns	C _L = 15 pF
		3.0 ± 0.3		6.4	10.1	1.0	11.5	115	C _L = 50 pF
t _{PHL}	Propagation Delay Time (MR -Q _n)	3.3 ± 0.3		8.9	13.6	1.0	16.0	ns	C _L = 15 pF
				11.2	17.1	1.0	19.5	113	C _L = 50 pF
		5.0 ± 0.5		5.5	9.0	1.0	10.5	ns	C _L = 15 pF
		0.0 ± 0.0		7.0	11.0	1.0	12.5	110	C _L = 50 pF
t _{PHL}	Propagation Delay	3.3 ± 0.3		8.4	13.2	1.0	15.5	ns	C _L = 15 pF
	Time (MR –TC)	0.0 ± 0.0		10.9	16.7	1.0	19.0		C _L = 50 pF
		5.0 ± 0.5	A .	5.0	8.6	1.0	10.0	ns	C _L = 15 pF
		0.0 = 0.0		6.5	10.6	1.0	12.0		C _L = 50 pF
f_{MAX}	Maximum Clock	3.3 ± 0.3	80	130		70		MHz	C _L = 15 pF
	Frequency		55	85		50			C _L = 50 pF
		5.0 ± 0.5	135	185		115		MHz	C _L = 15 pF
		5.0 ± 0.0	95	125		85		IVII IZ	C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance			23				pF	(Note 4)

Note 4: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr) = C_{PD} * V_{CC} * f_{IN} + I_{CC}.

When the outputs drive a capacitive load, total current consumption is the sum of C_{PD} , and ΔI_{CC} which is obtained from the following formula:


$$\Delta I_{CC} = F_{CP} \bullet V_{CC} \left(\frac{C_{QQ}}{2} + \frac{C_{Q1}}{4} + \frac{C_{Q2}}{8} + \frac{C_{Q3}}{16} + \frac{C_{TC}}{16} \right)$$


 $\Delta I_{CC} = F_{CP} \bullet V_{CC} \left(\frac{C_{QO}}{2} + \frac{C_{Q1}}{4} + \frac{C_{Q2}}{8} + \frac{C_{Q3}}{16} + \frac{C_{TC}}{16} \right)$ C_{Q0} – C_{Q3} and C_{TC} are the capacitances at Q0–Q3 and TC, respectively. F_{CP} is the input frequency of the CP.


AC Operating Requirements

	Parameter	V _{CC} (Note 5) (V)	$T_A = 25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	
Symbol			Тур	Guarar	teed Minimum	Units
t _S	Minimum Setup Time	3.3		5.5	6.5	
	(P _n -CP)	5.0		4.5	4.5	ns
t _S	Minimum Setup Time	3.3		8.0	9.5	
	(PE -CP)	5.0		5.0	6.0	ns
t _S	Minimum Setup Time	3.3		7.5	9.0	
	(CEP or CET-CP)	5.0		5.0	6.0	ns
t _H	Minimum Hold Time	3.3		1.0	1.0	
	(P _n -CP)	5.0		1.0	1.0	ns
t _H	Minimum Hold Time	3.3		1.0	1.0	
	(PE -CP)	5.0		1.0	1.0	ns
t _H	Minimum Hold Time	3.3		1.0	1.0	
	(CEP or CET-CP)	5.0		1.0	1.0	ns
t _W (L)	Minimum Pulse Width	3.3		5.0	5.0	
t _W (H)	CP (Count)	5.0		5.0	5.0	ns
t _W (L)	Minimum Pulse Width	3.3		5.0	5.0	ns
	(MR)	5.0	_	5.0	5.0	
t _{REC}	Minimum Removal	3.3	36:	2.5	2.5	
	Time	5.0	2 19	1.5	1.5	ns
Note 3. Vot	$_{\text{C}}$ is $3.3\pm0.3\text{V}$ or $5.0\pm0.5\text{V}$		co	Mr.		


$\textbf{Physical Dimensions} \ \ \textbf{inches} \ \ \textbf{(millimeters)} \ \ \textbf{unless otherwise noted}$








16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A





Physical Dimensions inches (millimeters) unless otherwise noted (Continued) $\frac{0.740 - 0.780}{(18.80 - 19.81)}$ 15 14 13 12 11 10 9 [6] [15] [INDEX AREA $\frac{0.250 \pm 0.010}{(6.350 \pm 0.254)}$ PIN NO. PIN NO. 1 IDENT 2 3 4 5 6 7 8 1 2 OPTION 01 OPTION 02 0.065 (1.651) 0.130 ± 0.005 (3.302 ± 0.127) 0.060 0.300 - 0.320 (7.620 - 8.128) 4º TYP (1.524) TYP OPTIONAL $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 95° ± 5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.280 (7.112) MIN 0.125 - 0.150 (3.175 - 3.810) (0.762 ± 0.381)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

 0.050 ± 0.010

(1.270 ± 0.254) TYP $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)}$

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

0.014 - 0.023

(0.356 - 0.584) TYP

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

(0.325 +0.040 -0.015

N16E (REV F)

www.fairchildsemi.com