

SEMICONDUCTOR

74ACTQ153 **Quiet Series Dual 4-Input Multiplexer**

General Description

The ACTQ153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (noninverted) form. In addition to multiplexer operation, the ACTQ153 can act as a function generator and generate any two functions of three variables.


Features

- Outputs source/sink 24 mA
- ACTQ153 has TTL-compatible inputs
- Guaranteed simultaneous switching noise level and dynamic threshold performance

July 1990

Revised May 1999

- Guaranteed pin-to-pin skew AC performance Improved latch-up immunity
- 74ACTQ153 Quiet Series Dual 4-Input Multiplexer **Ordering Code:** Order Number Package Number Package Description 74ACTQ153SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 74ACTQ153PC Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code



© 1999 Fairchild Semiconductor Corporation DS010244.prf www.fairchildsemi.com



Functional Description

Truth Table

The ACTQ153 is a dual 4-input multiplexer. It can select Select Inputs (a or b) Outputs two bits of data from up to four sources under the control of Inputs the common Select inputs (S₀, S₁). The two 4-input multi-S₁ E Ζ S_0 I_1 I_2 l₃ plexer circuits have individual active-LOW Enables ($\overline{E}_a, \overline{E}_b$) I_0 which can be used to strobe the outputs independently. When the Enables $(\overline{E}_a,\,\overline{E}_b)$ are HIGH, the corresponding Х Н Х Х Х Х Х L L L L L Х Х Х L outputs (A_z, Z_b) are forced LOW. The ACTQ153 is the logic L L L н Х Х Х н implementation of a 2-pole, 4-position switch, where the Н L L Х L Х Х L position of the switch is determined by the logic levels supplied to the Select inputs. The logic equations for the outputs are shown below. н L L Х Н Х Х Н $Z_a = \overline{E}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 +$ L Н L Х Х L Х L
$$\begin{split} & \mathcal{L}_{a} = \mathcal{L}_{a} \cdot (\mathbf{v}_{0a} - \mathbf{S}_{1} + \mathbf{S}_{0} + \mathbf{I}_{3a} \cdot \mathbf{S}_{1} + \mathbf{S}_{0}) \\ & \mathbf{I}_{2a} \cdot \mathbf{S}_{1} \cdot \mathbf{\overline{S}}_{0} + \mathbf{I}_{3a} \cdot \mathbf{S}_{1} \cdot \mathbf{S}_{0}) \\ & \mathcal{L}_{b} = \overline{E}_{b} \cdot (\mathbf{I}_{0b} \cdot \mathbf{\overline{S}}_{1} + \mathbf{\overline{S}}_{0} \cdot \mathbf{I}_{1b} \cdot \mathbf{\overline{S}}_{1} \cdot \mathbf{S}_{0} + \mathbf{I}_{2b} \cdot \mathbf{S}_{1} \cdot \mathbf{\overline{S}}_{0} + \mathbf{I}_{3b} \cdot \mathbf{S}_{1} \cdot \mathbf{S}_{0}) \end{split}$$
L Н Х Х Н Х Н L н н L Х Х Х L L Х н н н Х Х Н L H = HIGH Voltage Leve L = LOW Voltage Level X = Immaterial 34 × 8 Logic Diagram i_{3b} Ē_b Ē l_{1a} 1₀₂ Ш Ш 111 Za Zb Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

	J . (,
Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	–0.5V to V _{CC} + 0.5V
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source	
or Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	±50 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
DC Latch-Up Source or Sink Curre	nt ±300 mA
Junction Temperature (T _J)	
PDIP	140°C

DC Electrical Characteristics

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate $\Delta V/\Delta t$	
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

PDIP			140°	С	7: 34	-	
DC E	lectrical Chara			30	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ Integed Limits	C	
Symbol	Parameter	V _{CC} (V)	T _A = -	-25°C Guarar	5°C T _A = -40°C to +85°C Guaranteed Limits		Conditions
V _{IH}	Minimum HIGH Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{IL}	Maximum LOW Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{OH}	Minimum HIGH Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I _{OUT} = -50 μA
		4.5 5.5		3.86 4.86	3.76 4.76	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ (Note 2
V _{OL}	Maximum LOW Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 24 \text{ mA}$ $I_{OL} = 24 \text{ mA} \text{ (Note 2)}$
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}, \text{ GND}$
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	μΑ	$V_I = V_{CC} - 2.1V$
I _{OLD}	Minimum Dynamic	5.5	1		75	mA	$V_{OLD} = 1.65V \text{ Max}$
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND
V _{OLP}	Maximum HIGH Level Output Noise	5.0	1.1	1.5		V	Figure 1Figure 2 (Note 4)(Note 5)
V _{OLV}	Maximum LOW Level Output Noise	5.0	-0.6	-1.2		V	Figure 1Figure 2
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	5.0	1.9	2.2		V	(Note 4)(Note 6)
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8		V	(Note 4)(Note 6)

74ACTQ153

74ACTQ153

DC Electrical Characteristics (Continued)

Note 4: Worst case package.

Note 5: Max number of outputs defined as (n). Data Inputs are driven 0V to 5V. One Data Input @ $V_{IN} = GND$.

Note 6: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to 5V. Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

AC Electrical Characteristics

		V _{CC}		$T_A = +25^{\circ}C$		$T_A = -40^\circ$	C to +85°C	
Symbol	Parameter	(V)		$C_L = 50 \ pF$		C _L =	50 pF	Units
		(Note 7)	Min	Тур	Max	Min	Max	ns
t _{PLH}	Propagation Delay	5.0	3.0	7.0	11.5	2.0	13.5	00
	S _n to Z _n	5.0	5.0	7.0	11.5	2.0	15.5	115
t _{PHL}	Propagation Delay	5.0	3.0	7.0	11.5	2.5	13.5	ne
	S _n to Z _n	5.0	5.0	7.0	11.5	2.5	15.5	113
t _{PLH}	Propagation Delay	5.0	2.0	6.5	10.5	2.0	12.5	
	\overline{E}_{n} to Z_{n}	5.0	2.0	0.5	10.5	2.0	12.5	115
t _{PHL}	Propagation Delay	5.0	3.0	6.0	9.5	2.5	11.0	
	\overline{E}_n to Z_n	5.0	3.0	6.0	9.5	2.5	11.0	ns
t _{PLH} Propaga	Propagation Delay	5.0	2.5	5.5	9.5	2.0	11.0	
	I _n to Z _n	5.0	2.5	5.5	9.0	2.0	11.0	115
t _{PHL} Propagation Delay	5.0	5.0 2.0	5.5	5.5 9.5	2.0 11.0	nc		
	I _n to Z _n	5.0	2.0	3 .5	9.5	2.0	11.0	115
Note 7: Vol	tage Range 5.0 is $5.0V \pm 0.5V$		1 32		U .			
Capa	citance			00				

Capacitance

Symbol Parameter	Тур	Units	Conditions
IN Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
PD Power Dissipation Capacitance	65.0	pF	$V_{CC} = 5.0V$
1			

www.fairchildsemi.com

74ACTQ153

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note 8: V_{OHV} and V_{OLP} are measured with respect to ground reference. Note 9: Input pulses have the following characteristics: f = 1 MHz, $t_r = 3$ ns, $t_f = 3$ ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

 V_{OLP} / V_{OLV} and V_{OHP} / V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

 V_{ILD} and V_{IHD} :

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IL} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.