INTEGRATED CIRCUITS

Product specification Supersedes data of September 1993 File under Integrated Circuits, IC06

1998 Jun 10

FEATURES

- Full carry look-ahead for high-speed arithmetic operation on long words
- Provides 16 arithmetic operations: add, subtract, compare, double, plus 12 others
- Provides all 16 logic operations of two variables: EXCLUSIVE-OR, compare, AND, NAND, NOR, OR plus 10 other logic operations
- Output capability: standard, A=B open drain
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT181 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT181 are 4-bit high-speed parallel Arithmetic Logic Units (ALU). Controlled by the four function select inputs $(S_0 \text{ to } S_3)$ and the mode control input (M), they can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands (see function table).

When the mode control input (M) is HIGH, all internal carries are inhibited and the device3 performs logic operations on the individual bits as listed. When M is LOW, the carries are enabled and the "181" performs arithmetic operations on the two 4-bit words. The "181" incorporates full internal carry look-ahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry look-ahead between packages using the carry propagation (\overline{P}) and carry generate (\overline{G}) signals. \overline{P} and G are not affected by carry in.

When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the carry

output (C_{n+4}) signal to the carry input (C_n) of the next unit. For high-speed operation the device is used in conjunction with the "182" carry look-ahead circuit. One carry look-ahead package is required for each group of four "181" devices. Carry look-ahead can be provided at various levels and offers high-speed capability over

extremely long word lengths.

The comparator output (A=B) of the device goes HIGH when all four function outputs (\overline{F}_0 to \overline{F}_3) are HIGH and can be used to indicate logic equivalence over 4 bits when the unit is in the subtract mode. A=B is an open collector output and can be wired-AND with other A=B outputs to give a comparison for more than 4 bits. The open drain output A=B should be used with an external pull-up resistor in order to establish a logic HIGH level. The A=B signal can also be used with the C_{n+4} signal to indicate $A > B$ and $A < B$.

The function table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied.

Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus, a carry is generated when there is no under-flow and no carry is generated when there is underflow.

As indicated, the "181" can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are

performed to the operands.

ORDERING INFORMATION

15

 $\overline{\mathbf{u}}$

 $\overline{16}$

 $\frac{14}{14}$

10

 $\overline{11}$

 13

4-bit arithmetic logic unit 14-bit arithmetic logic unit

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f = 6$ ns

ESTATED

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_0)$ where:

 f_i = input frequency in MHz

 f_0 = output frequency in MHz

 Σ (C_L × V_{CC}² × f_o) = sum of outputs

 C_L = output load capacitance in pF

 V_{CC} = supply voltage in V

2. For HC the condition is $V_1 =$ GND to V_{CC} For HCT the condition is V_I = GND to V_{CC} – 1.5 V

PIN DESCRIPTION

FUNCTION TABLES

Notes to the function tables

- 1. Each bit is shifted to the next more significant position.
- 2. Arithmetic operations expressed in 2s complement notation.

H = HIGH voltage level

L = LOW voltage level

Notes to the function tables

- 1. Each bit is shifted to the next more significant position.
- 2. Arithmetic operations expressed in 2s complement notation.
	- H = HIGH voltage level
	- L = LOW voltage level

Table 1 SUM MODE TEST

Function inputs $S_0 = S_3 = 4.5$ V, $M = S_1 = S_2 = 0$ V

Table 2 DIFFERENTIAL MODE TEST

Function inputs $S_1 = S_2 = 4.5$ V, $M = S_0 = S_3 = 0$ V

Table 3 LOGIC MODE TEST

Function inputs $M = S_1 = S_2 = 4.5$ V, $S_0 = S_3 = 0$ V

RATINGS (for A=B output only)

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage are referenced to GND (ground = 0 V)

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I_{CC} category: MSI

Voltages are referenced to GND (ground = 0 V)

 \mathbf{d}_{-}

Note to the DC characteristics

1. The maximum operating output voltage $(V_{O(max)})$ is 6.0 V.

AC CHARACTERISTICS FOR 74HC

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

Note to the AC characteristics

1. For the open drain output (A=B) only t_{THL} is valid.

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I_{CC} category: MSI

Voltages are referenced to GND (ground = 0 V)

Note to the DC characteristics

1. The maximum operating output voltage $(V_{O(max)})$ is 6.0 V.

Note to HCT types

The value of additional quiescent supply current (∆I_{CC}) for a unit load of 1 is given in the family specifications. To determine ∆I_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

1. For the open drain output ($A=B$) only t_{THL} is valid.

AC WAVEFORMS

(A=B) propagation delays and output transition time of the open drain output (A=B).

Fig.8 Propagation delays for operands to carry generate, propagate outputs and function outputs.

Note to AC waveforms

(1) HC: $V_M = 50\%$; $V_I = GND$ to V_{CC} . HCT: $V_M = 1.3 V$; $V_I = GND$ to 3 V.

APPLICATION INFORMATION

PACKAGE OUTLINES

DIP24: plastic dual in-line package; 24 leads (300 mil) **SOT222-1 SOT222-1**

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

DIP24: plastic dual in-line package; 24 leads (600 mil) **SOT101-1 SOT101-1**

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature $(T_{\text{stag max}})$. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

DEFINITIONS

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

