June 1989

National Semiconductor

9316/DM9316 Synchronous 4-Bit Counters


General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 9316 is a 4-bit binary counter. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enables inputs and internal gating. This mode of operating eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable input. Low-to-high transitions at the load input are perfectly acceptable regardless of the logic levels on the clock or enable inputs. The clear function is asynchronous and a low level at the clear input sets of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both countenable inputs (P and T) must be high to count, and input T is fed-forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur regardless of the logic level in the clock.

Features

- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical clock frequency 35 MHz
- Pin-for-pin replacements popular 54/74 counters 5416A/7416A (binary)
- Alternate Military/Aerospace device (9316) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.



© 1995 National Semiconductor Corporation TL/F/6606

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified de please contact the National Se Office/Distributors for availability	emiconductor Sales
Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Ran	ge
Military Commercial	-55°C to +125°C 0°C to +70°C
Commercial	0 0 10 + 70 0
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Da	rameter	Military Commercial	al	Units				
oymbol	Farameter		Min	Nom	Max	Min	Nom	Max	onits
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input	t Voltage	2			2			V
VIL	Low Level Input	Voltage			0.8			0.8	V
I _{OH}	High Level Outp	out Current			-0.8			-0.8	mA
I _{OL}	Low Level Outp	ut Current			16			16	mA
f _{CLK}	Clock Frequenc	y (Note 6)	0		25	0		25	MHz
tw	Pulse Width	Clock	25			25			ns
	(Note 6)	Clear	20			20			
t _{SU}	Setup Time	Data	20			20	18.1		
	(Note 6)	Enable P	20			20	1		ns
		Load	25		4	25	C	1. 1. 1. 1. 1.	1 15
		Clear	20		38.	20	20	1	
t _H	Any Hold Time (Notes 1 & 6)	0		136	0			ns
TA	Free Air Operati	ng Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

					• •		,
Symbol	Parameter	Cond	litions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 =$	– 12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OF}$ $V_{IL} = Max, V_{IH}$	2.4	3.4		V	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$		0.2	0.4	V	
l _l	Input Current @ Max V Input Voltage	$V_{CC} = Max, V_{I}$	= 5.5V			1	mA
I _{IH}	High Level Input	V _{CC} = Max	Clock			80	
	Current	$V_{I} = 2.4 V$	Enable T			80	μΑ
			Other			40	1
Ι _{ΙL}	Low Level Input	$V_{CC} = Max$	Clock			-3.2	
	Current	$V_{I} = 0.4V$	Enable T			-3.2	μΑ
			Other			-1.6	
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 3)	MIL	-20		-57	mA
			СОМ	- 18		-57	
ICCH	Supply Current with Outputs High	V _{CC} = Max (Note 4)	MIL		59	85	mA
			COM		59	94	
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 5)	MIL		63	91	mA
			СОМ		63	101	

Note 1: The minimum HOLD time is as specified or as long as the CLOCK input takes to rise from 0.8V to 2V, whichever is longer.

Note 2: All typicals are at V_{CC} = 5V, T_A = 25^{\circ}C.

Note 3: Not more than one output should be shorted at a time.

Note 4: I_{CCH} is measured with the LOAD input high, then again with the LOAD input low, with all other inputs high and all outputs open.

Note 5: I_{CCL} is measured with the CLOCK input high, then again with the CLOCK input low, with all other inputs low and all outputs open.

Note 6: T_{A} = 25°C and V_{CC} = 5V.

Symbol	g Characteristics at V _{CC} Parameter	From (Input)	R _L = 400Ω	., C _L = 15 pF	Units
Symbol		To (Output)	Min	Max	
f _{MAX}	Maximum Clock Frequency		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to RC		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to RC		24	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		23	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	ENT to RC		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	ENT to RC		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q	小ない	36	ns
			com		

