DM54LS181/DM74LS181 4-Bit Arithmetic Logic Unit

# National Semiconductor

# DM54LS181/DM74LS181 4-Bit Arithmetic Logic Unit

#### **General Description**


The 'LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations.

#### **Features**

- Provides 16 arithmetic operations: add, subtract, compare, double, plus twelve other arithmetic operations
- Provides all 16 logic operations of two variables: exclusive-OR, compare, AND, NAND, OR, NOR, plus ten other logic operations
- Full lookahead for high speed arithmetic operation on long words

### **Connection Diagram**





Pin Names	Description
Ā0-Ā3	Operand Inputs (Active LOW)
B0-B3	Operand Inputs (Active LOW)
S0-S3	Function Select Inputs
M	Mode Control Input
C <sub>n</sub>	Carry Input
F0-F3	Function Outputs (Active LOW)
A = B	Comparator Output
G	Carry Generate Output (Active LOW)
P	Carry Propagate Output (Active LOW)
C <sub>n+4</sub>	Carry Output

©1995 National Semiconductor Corporation TL/F/9821

RRD-B30M115/Printed in U. S. A.

## Absolute Maximum Ratings (Note)

Supply Voltage	- 7V
Input Voltage	7V
Operating Free Air Temperature Range DM74LS	0°C to +70°C
Storage Temperature Range	$-65^{\circ}$ C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter	DM54LS181		DM74LS181			Units
eyniber	i arameter	Min	Max	Min	Nom	Max	Onits
V <sub>CC</sub>	Supply Voltage	4.5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage	2		2			V
VIL	Low Level Input Voltage		0.7			0.8	V
IOH	High Level Output Current		-0.4			-0.4	mA
IOL	Low Level Output Current		4			8	mA
T <sub>A</sub>	Free Air Operating Temperature	-55	125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Parameter Conditions			Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min$ , I <sub>I</sub> = $-18 \text{ mA}$		ふや	C	-1.5	V
$V_{OH}$	High Level Output	$V_{CC} = Min, I_{OH} = Max,$	DM54	2.5	w.		v
	Voltage	V <sub>IL</sub> = Max	DM74	2.7			
V <sub>OL</sub>	Low Level Output	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max,	DM54			0.4	
	Voltage	V <sub>IH</sub> = Min	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$ $V_I = 10V (DM54)$	M input Ā <sub>n</sub> , Ē <sub>n</sub> S <sub>n</sub> C <sub>n</sub>			0.1 0.3 0.4 0.5	mA
liH	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	M input Ā <sub>n</sub> , Ē <sub>n</sub> S <sub>n</sub> C <sub>n</sub>			20 60 80 100	μΑ
Ι <sub>ΙL</sub>	Low Level Input Current	$V_{CC}=Max, V_{I}=0.4V$	M input Ā <sub>n</sub> , Ē <sub>n</sub> S <sub>n</sub> C <sub>n</sub>			-0.4 -1.2 -1.6 -2.0	mA
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)		-20		-100	mA
Icc	Supply Current	$V_{CC} = Max, \overline{B}_n, C_n = GND$	DM54			35	mA
		$S_n$ , M, $\overline{A}_n = 4.5V$	DM74			37	IIIA

Note 1: All typicals are at V<sub>CC</sub> = 5V,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Symbol			DM54/		
	Parameter	Conditions	C <sub>L</sub> =	Unite	
			Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $C_n$ to $C_{n+4}$	M = GND		27 20	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay C <sub>n</sub> to F	M = GND		26 20	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Ā or B to G (Sum)	M, S <sub>1</sub> , S <sub>2</sub> = GND; S <sub>1</sub> , S <sub>3</sub> = 4.5V		29 23	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{G}$ (Diff)	M, S <sub>0</sub> , S <sub>3</sub> = GND; S <sub>1</sub> , S <sub>2</sub> = 4.5V		32 26	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Ā or B to ₱ (Sum)	M, S <sub>1</sub> , S <sub>2</sub> = GND; S <sub>0</sub> , S <sub>3</sub> = 4.5V		30 30	ns
t <sub>PLH</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{P}$ (Diff)	M, S <sub>0</sub> , S <sub>3</sub> = GND; S <sub>1</sub> , S <sub>2</sub> = 4.5V		30 33	ns
t <sub>PLH</sub>	Propagation Delay $\overline{A_i}$ or $\overline{B_i}$ to $\overline{F_i}$ (Sum)	M, S <sub>1</sub> , S <sub>2</sub> = GND; S <sub>0</sub> , S <sub>3</sub> = 4.5V		32 25	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A_i}$ or $\overline{B_i}$ to $\overline{F_i}$ (Diff)	M, S <sub>0</sub> , S <sub>3</sub> = GND; S <sub>1</sub> , S <sub>2</sub> = 4.5V		32 33	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{F}$ (Logic)	M = 4.5V	12 3ª	<b>3</b> 3 29	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to $C_{n+4}$ (Sum)	<b>M</b> , <b>S</b> <sub>1</sub> , <b>S</b> <sub>2</sub> = GND; <b>S</b> <sub>0</sub> , <b>S</b> <sub>3</sub> = $4.5$ V	an.	38 38	ns
t <sub>PLH</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to $C_{n+4}$ (Diff)	M, S <sub>0</sub> , S <sub>3</sub> = GND; S <sub>1</sub> , S <sub>2</sub> = 4.5V		41 41	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to $A = B$	M, S <sub>0</sub> , S <sub>3</sub> = GND; S <sub>1</sub> , S <sub>2</sub> = 4.5V; R <sub>L</sub> = 2 k $\Omega$ to 5.0V		50 62	ns

Symbol	Input Under	Other Input Same Bit		Other Da	Output Under	
eye.	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test
t <sub>PLH</sub> t <sub>PHL</sub>	Āi	B <sub>i</sub>	None	Remaining $\overline{A}$ and $\overline{B}$	C <sub>n</sub>	$\overline{F}_i$
t <sub>PLH</sub> t <sub>PHL</sub>	B <sub>i</sub>	Āi	None	Remaining $\overline{A}$ and $\overline{B}$	C <sub>n</sub>	Fi
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	B	None	None	Remaining $\overline{A}$ and $\overline{B}$ , C <sub>n</sub>	P
t <sub>PLH</sub> t <sub>PHL</sub>	B	Ā	None	None	Remaining $\overline{A}$ and $\overline{B}$ , C <sub>n</sub>	P
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	None	B	Remaining B	Remaining Ā, C <sub>n</sub>	G
t <sub>PLH</sub> t <sub>PHL</sub>	B	None	Ā	Remaining B	Remaining Ā, C <sub>n</sub>	G
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	None	B	Remaining B	Remaining Ā, C <sub>n</sub>	Cn+4
t <sub>PLH</sub> t <sub>PHL</sub>	B	None	Ā	Remaining B	Remaining Ā, C <sub>n</sub>	C <sub>n+4</sub>
t <sub>PLH</sub> t <sub>PHL</sub>	C <sub>n</sub>	None	None	All Ā	All	Any F or C <sub>n+</sub>
iff Mode	e Test Tabl	ell Fun	nction Inpu	I <b>ts</b> S1 = S2 = 4.5V	x, S0 = S3 = M = 0V	
Symbol	Input Under	Other Input Same Bit		Other Data Inputs		Output
oyinbor	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	None	B	Remaining Ā	Remaining B, C <sub>n</sub>	$\overline{F}_i$
t <sub>PLH</sub> t <sub>PHL</sub>	B	Ā	None	Remaining Ā	Remaining B, C <sub>n</sub>	Fi
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	None	B	None	Remaining Ā and B, C <sub>n</sub>	P
t <sub>PLH</sub> t <sub>PHL</sub>	B	Ā	None	None	Remaining Ā and B, C <sub>n</sub>	P
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	B	None	None	Remaining $\overline{A}$ and $\overline{B}$ , $C_n$	G
t <sub>PLH</sub>	B	None	Ā	None	Remaining $\overline{A}$ and $\overline{B}$ , C <sub>n</sub>	G
			B	Remaining Ā	Remaining B, C <sub>n</sub>	A = E
t <sub>PHL</sub> t <sub>PLH</sub>	Ā	None				
t <sub>PHL</sub> t <sub>PLH</sub> t <sub>PHL</sub> t <sub>PLH</sub>	Ā	None Ā	None	Remaining Ā	Remaining B, C <sub>n</sub>	A = E
<sup>t</sup> PHL tPLH tPHL tPLH tPHL tPLH			None			
чесн <u>tpн</u> <u>tpсн</u> <u>tpсн</u> <u>tpсн</u> <u>tpcн</u> <u>tpcн</u> <u>tpcн</u> <u>tpcн</u> <u>tpcн</u>	B	Ā		Ā	B, C <sub>n</sub> Remaining	$A = E$ $C_{n+4}$ $C_{n+4}$

Logic Mo	<b>Logic Mode Test Table III</b> Function Inputs S1 = S2 = M = 4.5V, S0 = S3 = 0V							
Symbol	Input Under		lnput e Bit	Other Data Inputs		Output Under		
Symbol	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test		
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	B	None	None	Remaining $\overline{A}$ and $\overline{B}$ , C <sub>n</sub>	Any F		
t <sub>PLH</sub> t <sub>PHL</sub>	B	Ā	None	None	Remaining $\overline{A}$ and $\overline{B}$ , C <sub>n</sub>	Any F		

#### **Functional Description**

The 'LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0–S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_{n+4}$  output, or for carry lookahead between packages using the signals  $\overline{P}$  (Carry Propagate) and  $\overline{G}$  (Carry Generate). In the ADD mode,  $\overline{P}$  indicates that  $\overline{F}$  is 15 or more, while  $\overline{G}$  indicates that F is 16 or more. In the SUBTRACT mode, P indicates that  $\overline{\mathsf{F}}$  is zero or less, while  $\overline{\mathsf{G}}$  indicates that  $\overline{\mathsf{F}}$  is less than zero.  $\overline{P}$  and  $\overline{G}$  are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output  $(C_{n+4})$ signal to the Carry input (Cn) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four  $\overline{F}$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the  $C_{n+4}$  signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

Mode Sele <mark>ct</mark> Inputs			LOW Operands F <sub>n</sub> Outputs	Active HIGH Operands & F <sub>n</sub> Outputs			
<b>S</b> 3	S2	S1	SO	Logic (M = H)	Arithmetic <sup>**</sup> (M = L) (C <sub>n</sub> = L)	Logic (M = H)	Arithmetic <sup>**</sup> (M = L) (C <sub>n</sub> = H)
L	L	L	L	Ā	A minus 1	Ā	А
L	L	L	н	AB	AB minus 1	A + B	A + B
L	L	Н	L	A + B	AB minus 1	ĀB	$A + \overline{B}$
L	L	Н	н	Logic 1	minus 1	Logic 0	minus 1
L	н	L	L	$\overline{A + B}$	A plus (A + $\overline{B}$ )	ĀB	A plus AB
L	Н	L	н	B	AB plus (A $+ \overline{B}$ )	B	(A + B) plus $A\overline{B}$
L	Н	Н	L	A ⊕ B	A minus B minus 1	A ⊕ B	A minus B minus 1
L	Н	Н	н	$A + \overline{B}$	$A + \overline{B}$	AB	AB minus 1
н	L	L	L	ĀB	A plus (A + B)	<u>А</u> + в	A plus AB
Н	L	L	н	A ⊕ B	A plus B	A ⊕ B	A plus B
Н	L	Н	L	В	$A\overline{B}$ plus (A + B)	В	(A + $\overline{B}$ ) plus AB
Н	L	Н	н	A + B	A + B	AB	AB minus 1
н	н	L	L	Logic 0	A plus A*	Logic 1	A plus A*
н	Н	L	н	AB	AB plus A	$A + \overline{B}$	(A + B) plus A
н	Н	н	L	AB	AB minus A	A + B	$(A + \overline{B})$ plus A
н	Н	Н	н	А	A	А	A minus 1

Cupation Table

\*\*Arithmetic operations expressed in 2s complement notation.

