
## INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Apr 30



## 74LV163

**Product specification** 

#### **FEATURES**

- Optimized for low voltage applications: 1.0 to 3.6 V
- Accepts TTL input levels between  $V_{CC} = 2.7$  V and  $V_{CC} = 3.6$  V
- Typical V<sub>OLP</sub> (output ground bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V,  $T_{amb} = 25^{\circ}C$
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) > 2 V at V<sub>CC</sub> = 3.3 V, Tamb = 25°C
- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive-edge triggered clock
- Synchronous reset
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### DESCRIPTION

The 74LV163 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT163.

The 74LV163 is a synchronous presettable binary counter which features an internal look-head carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops

clocked simultaneously on the positive-going edge of the clock (CP). The outputs  $(Q_0 \text{ to } Q_3)$  of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs ( $D_0$  to  $D_3$ ) to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET). A low level at the master reset input (MR) sets all four outputs of the flip-flops ( $Q_0$  to  $Q_3$ ) to LOW level after the next positive-going transition on the clock (CP) input (provided that the set-up and hold time requirements for MR are met).

This action occurs regardless of the levels at PE, CET and CEP inputs. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate. The look ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Q0. This pulse can be used to enable the next cascading stage. The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula:

$$f_{max} = \frac{1}{tp_{(max)} (CP \text{ to TC}) + t_{su}(CEP \text{ to CP})}$$

#### QUICK REFERENCE DATA

GND = 0 V:  $T_{amb} = 25^{\circ}C$ :  $t_r = t_f \le 2.5$  ns

| SYMBOL                             | PARAMETER  | CONDITIONS   | TYPICAL       | UNIT |
|------------------------------------|--|--|---------------|------|
| t <sub>PHL</sub> /t <sub>PLH</sub> | Propagation delay<br>CP to Q <sub>n</sub><br>CP to TC<br>CET to TC | C <sub>L</sub> = 15 pF;<br>V <sub>CC</sub> = 3.3 V | 15<br>18<br>9 | ns   |
| f <sub>max</sub>                   | Maximum clock frequency  |  | 77            | MHz  |
| CI                                 | Input capacitance  |  | 3.5           | pF   |
| C <sub>PD</sub>                    | Power dissipation capacitance per gate                             | $V_1 = GND \text{ to } V_{CC}^1$                   | 25            | pF   |

4

NOTES

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_{D}$  in  $\mu W$ )

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $F_i$  = input frequency in MHz;  $C_L$  = output load capacitance in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;


 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$ 

#### **ORDERING INFORMATION**

| PACKAGES                    | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | PKG. DWG. # |
|-----------------------------|-------------------|-----------------------|---------------|-------------|
| 16-Pin Plastic DIL          | -40°C to +125°C   | 74LV163 N             | 74LV163 N     | SOT38-4     |
| 16-Pin Plastic SO           | -40°C to +125°C   | 74LV163 D             | 74LV163 D     | SOT109-1    |
| 16-Pin Plastic SSOP Type II | -40°C to +125°C   | 74LV163 DB            | 74LV163 DB    | SOT338-1    |
| 16-Pin Plastic TSSOP Type I | -40°C to +125°C   | 74LV163 PW            | 74LV163PW DH  | SOT403-1    |

## 74LV163


#### **PIN CONFIGURATION**




#### **PIN DESCRIPTION**

| PIN NUMBER     | SYMBOL                           | FUNCTION                                     |
|----------------|----------------------------------|--|
| 1              | MR                               | Asynchronous master reset<br>(active LOW)    |
| 2              | СР                               | Clock input<br>(LOW-to-HIGH, edge-triggered) |
| 3, 4, 5, 6     | $D_0$ to $D_3$                   | Data inputs                                  |
| 7              | CEP                              | Count enable inputs                          |
| 8              | GND                              | Ground (0 V)                                 |
| 9              | PE                               | Parallel enable input (active LOW)           |
| 10             | CET                              | Count enable carry input                     |
| 14, 13, 12, 11 | Q <sub>0</sub> to Q <sub>3</sub> | Flip-flop outputs                            |
| 15             | тс                               | Terminal count output                        |
| 16             | V <sub>CC</sub>                  | Positive supply voltage                      |


#### LOGIC SYMBOL (IEEE/IEC)



#### LOGIC SYMBOL



## FUNCTIONAL DIAGRAM



#### Product specification

## 74LV163

#### **FUNCTION TABLE**

| OPERATING MODES   |    |    | INP | UTS |    |                | OUTPUTS        |    |  |
|-------------------|----|----|-----|-----|----|----------------|----------------|----|--|
| OPERATING MODES   | MR | СР | CEP | CET | PE | D <sub>n</sub> | Q <sub>n</sub> | TC |  |
| Reset (clear)     | I  | ↑  | Х   | Х   | Х  | Х              | L              | L  |  |
| Parallel load     | h  | ↑  | Х   | Х   | I  | I              | L              | L  |  |
|                   | h  | Ŷ  | Х   | Х   | I  | h              | н              | *  |  |
| Count             | h  | ↑  | h   | h   | h  | Х              | Count          | *  |  |
| Lold (do nothing) | h  | Х  | I   | Х   | h  | Х              | q <sub>n</sub> | *  |  |
| Hold (do nothing) | h  | Х  | Х   | I   | h  | Х              | q <sub>n</sub> | L  |  |

#### NOTES:

The TC output is HIGH when CET is HIGH and the counter is at terminal count (HHHH) =

HIGH voltage level Н =

HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition h =

LOW voltage level L =


LOW voltage level level one set-up time prior to the LOW-to-HIGH clock transition L =

lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition = Å.


q X ↑ = don't care

LOW-to-HIGH clock transition =

#### STATE DIAGRAM




### TYPICAL TIMING SEQUENCE



## 74LV163

## LOGIC DIAGRAM



74LV163

#### **RECOMMENDED OPERATING CONDITIONS**

| SYMBOL                          | PARAMETER                                       | CONDITIONS   | MIN         | TYP    | MAX               | UNIT |
|---------------------------------|---|--|-------------|--------|-------------------|------|
| V <sub>CC</sub>                 | DC supply voltage                               | See Note 1   | 1.0         | 3.3    | 3.6               | V    |
| VI                              | Input voltage                                   |  | 0           | -      | V <sub>CC</sub>   | V    |
| V <sub>O</sub>                  | Output voltage                                  |  | 0           | -      | V <sub>CC</sub>   | V    |
| T <sub>amb</sub>                | Operating ambient temperature range in free air | See DC and AC characteristics  | -40<br>-40  |        | +85<br>+125       | °C   |
| t <sub>r</sub> , t <sub>f</sub> | Input rise and fall times                       | $V_{CC} = 1.0V \text{ to } 2.0V$<br>$V_{CC} = 2.0V \text{ to } 2.7V$<br>$V_{CC} = 2.7V \text{ to } 3.6V$ | -<br>-<br>- | -<br>- | 500<br>200<br>100 | ns/V |

NOTE:

1. The LV is guaranteed to function down to  $V_{CC}$  = 1.0V (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC}$  = 1.2V to  $V_{CC}$  = 3.6V.

.....

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0 V)

| SYMBOL                           | PARAMETER   | CONDITIONS   | RATING            | UNIT |
|----------------------------------|---|--|-------------------|------|
| V <sub>CC</sub>                  | DC supply voltage   | 3ª 3ª  | -0.5 to +4.6      | V    |
| $\pm I_{IK}$                     | DC input diode current  | $V_{\rm I} < -0.5$ or $V_{\rm I} > V_{\rm CC} + 0.5V$  | 20                | mA   |
| $\pm I_{OK}$                     | DC output diode current   | $V_{\rm O}$ < -0.5 or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5V  | 50                | mA   |
| $\pm I_{O}$                      | DC output source or sink current<br>– standard outputs  | $-0.5V < V_{\rm O} < V_{\rm CC} + 0.5V$  | 25                | mA   |
| $^{\pm  I_{GND},}_{\pm  I_{CC}}$ | DC V <sub>CC</sub> or GND current for types with<br>– standard outputs  |  | 50                | mA   |
| T <sub>stg</sub>                 | Storage temperature range   |  | -65 to +150       | °C   |
| P <sub>TOT</sub>                 | Power dissipation per package<br>– plastic DIL<br>– plastic mini-pack (SO)<br>– plastic shrink mini-pack (SSOP and TSSOP) | for temperature range: -40 to +125°C<br>above +70°C derate linearly with 12 mW/K<br>above +70°C derate linearly with 8 mW/K<br>above +60°C derate linearly with 5.5 mW/K | 750<br>500<br>400 | mW   |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74LV163

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

|                 |  |   |      |                  | LIMITS |          |          |                |  |
|-----------------|--|---|------|------------------|--------|----------|----------|----------------|--|
| SYMBOL          | PARAMETER  | TEST CONDITIONS   | -40  | )°C to +8        | 5°C    | -40°C to | o +125°C | 1 υνιτ         |  |
|                 |  |   | MIN  | TYP <sup>1</sup> | MAX    | MIN      | MAX      | 1              |  |
|                 |  | V <sub>CC</sub> = 1.2 V   | 0.9  |                  |        | 0.9      |          |                |  |
| VIH             | HIGH level Input<br>voltage                          | V <sub>CC</sub> = 2.0 V   | 1.4  |                  |        | 1.4      |          | V              |  |
|                 | vonago   | V <sub>CC</sub> = 2.7 to 3.6 V  | 2.0  |                  |        | 2.0      |          | 1              |  |
|                 |  | V <sub>CC</sub> = 1.2 V   |      |                  | 0.3    |          | 0.3      |                |  |
| VIL             | LOW level Input voltage                              | V <sub>CC</sub> = 2.0 V   |      |                  | 0.6    |          | 0.6      | V              |  |
|                 | , enage  | V <sub>CC</sub> = 2.7 to 3.6 V  |      |                  | 0.8    |          | 0.8      | 1              |  |
|                 |  | $V_{CC} = 1.2 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL;} - \text{I}_{O} = 100 \mu \text{A}$                      |      | 1.2              |        |          |          |                |  |
|                 | HIGH level output                                    | $V_{CC} = 2.0 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL;} - \text{I}_{O} = 100 \mu \text{A}$                      | 1.8  | 2.0              |        | 1.8      |          |                |  |
| V <sub>OH</sub> | VOH voltage; all outputs                             | $V_{CC} = 2.7 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL;} - \text{I}_{O} = 100 \mu \text{A}$                      | 2.5  | 2.7              |        | 2.5      |          | 1 <sup>v</sup> |  |
|                 |  | $V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL;} - \text{I}_{O} = 100 \mu \text{A}$                      | 2.8  | 3.0              | -      | 2.8      |          | 1              |  |
| V <sub>OH</sub> | HIGH level output<br>voltage;<br>STANDARD<br>outputs | $V_{CC} = 3.0 \text{ V}; \text{ V}_{\text{I}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL}}; -\text{I}_{\text{O}} = 6\text{mA}$ | 2.40 | 2.82             | n      | 2.20     |          | v              |  |
|                 |  | $V_{CC} = 1.2 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL}; \text{ I}_{O} = 100 \mu \text{A}$                       | - 0  | 0                |        |          |          |                |  |
| N/              | LOW level output                                     | $V_{CC} = 2.0 \text{ V}; \text{ V}_{I} = V_{IH} \text{ or } \text{ V}_{IL}; \text{ I}_{O} = 100 \mu \text{ A}$                            | C    | 0                | 0.2    |          | 0.2      |                |  |
| V <sub>OL</sub> | voltage; all outputs                                 | $V_{CC} = 2.7 \text{ V}; \text{ V}_1 = V_{IH} \text{ or } V_{IL}; \text{ I}_0 = 100 \mu \text{A}$   | -    | 0                | 0.2    |          | 0.2      |                |  |
|                 |  | $V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = V_{IH} \text{ or } \text{V}_{IL}; \text{ I}_{O} = 100 \mu \text{A}$                              |      | 0                | 0.2    |          | 0.2      | 1              |  |
| V <sub>OL</sub> | LOW level output<br>voltage;<br>STANDARD<br>outputs  | $V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL}; \text{ I}_{O} = 6\text{mA}$                             |      | 0.25             | 0.40   |          | 0.50     | V              |  |
| lı              | Input leakage current                                | $V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = V_{CC} \text{ or GND}$   |      |                  | 1.0    |          | 1.0      | μA             |  |
| I <sub>CC</sub> | Quiescent supply<br>current; MSI                     | $V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = V_{CC} \text{ or GND}; \text{ I}_{O} = 0$  |      |                  | 20.0   |          | 160      | μΑ             |  |
| $\Delta I_{CC}$ | Additional<br>quiescent supply<br>current per input  | $V_{CC} = 2.7$ V to 3.6 V; $V_{I} = V_{CC} - 0.6$ V   |      |                  | 500    |          | 850      | μA             |  |

**NOTE:** 1. All typical values are measured at  $T_{amb} = 25^{\circ}C$ .

## 74LV163

#### **AC CHARACTERISTICS**

GND = 0V;  $t_r$  =  $t_f$   $\leq$  2.5ns; CL = 50pF; RL =  $1K\Omega$ 

|                                    |   |                 | CONDITION           |      |                  | LIMITS |          |         |      |  |
|------------------------------------|---|-----------------|---------------------|------|------------------|--------|----------|---------|------|--|
| SYMBOL                             | PARAMETER                                   | WAVEFORM        | CONDITION           | -    | 40 to +85 °      | С      | -40 to - | +125 °C | UNIT |  |
|                                    |   |                 | V <sub>CC</sub> (V) | MIN  | TYP <sup>1</sup> | MAX    | MIN      | MAX     |      |  |
|                                    |   |                 | 1.2                 |      | 95               |        |          |         |      |  |
| t <sub>PHL</sub> /t <sub>PLH</sub> | Propagation delay                           | Figures 1       | 2.0                 |      | 32               | 61     |          | 75      | ns   |  |
| 'PHL/'PLH                          | CP to Q <sub>n</sub>                        | riguics i       | 2.7                 |      | 24               | 45     |          | 55      | 115  |  |
|                                    |   |                 | 3.0 to 3.6          |      | 18 <sup>2</sup>  | 36     |          | 44      |      |  |
|                                    |   |                 | 1.2                 |      | 115              |        |          |         |      |  |
|                                    | Propagation delay                           | Figures 1       | 2.0                 |      | 39               | 75     |          | 90      | ]    |  |
| t <sub>PHL</sub> /t <sub>PLH</sub> | CP to TC                                    | Figures i       | 2.7                 |      | 29               | 55     |          | 66      | ns   |  |
|                                    |   |                 | 3.0 to 3.6          |      | 22 <sup>2</sup>  | 44     |          | 53      |      |  |
|                                    |   |                 | 1.2                 |      | 55               |        |          |         |      |  |
|                                    | Propagation delay                           |                 | 2.0                 |      | 19               | 36     |          | 44      |      |  |
| t <sub>PHL</sub> /t <sub>PLH</sub> | CET to TC                                   | Figures 2       | 2.7                 |      | 14               | 26     |          | 33      | ns   |  |
|                                    |   |                 | 3.0 to 3.6          | c 39 | 10 <sup>2</sup>  | 21     |          | 26      |      |  |
|                                    |   |                 | 2.0                 | 34   | 10               |        | 41       |         |      |  |
| tw                                 | Clock pulse width                           | Figures 1       | 2.7                 | 25   | 8                |        | 30       |         | ns   |  |
| vv                                 | HIGH or LOW                                 | 5               | 3.0 to 3.6          | 20   | 6 <sup>2</sup>   |        | 24       |         |      |  |
|                                    |   |                 | 1.2                 |      | 25               |        |          |         |      |  |
|                                    | Set-up time                                 | Eiguroo 2 4     | 2.0                 | 22   | 9                |        | 26       |         |      |  |
| t <sub>su</sub>                    | MR, D <sub>n</sub> to CP                    | Figures 3, 4    | 2.7                 | 16   | 6                |        | 19       |         | ns   |  |
|                                    |   |                 | 3.0 to 3.6          | 13   | 5 <sup>2</sup>   |        | 15       |         |      |  |
|                                    |   |                 | 1.2                 |      | 30               |        |          |         |      |  |
| +                                  | Set-up time                                 | Figures 3       | 2.0                 | 22   | 10               |        | 26       |         | 20   |  |
| t <sub>su</sub>                    | PE to CP                                    | Figures 5       | 2.7                 | 16   | 8                |        | 19       |         | ns   |  |
|                                    |   |                 | 3.0 to 3.6          | 13   | 6 <sup>2</sup>   |        | 15       |         |      |  |
|                                    |   |                 | 1.2                 |      | 30               |        |          |         |      |  |
| t <sub>su</sub>                    | Set-up time                                 | Figures 5       | 2.0                 | 22   | 10               |        | 26       |         | ns   |  |
| ٩su                                | CEP, CET to CP                              | r igures o      | 2.7                 | 16   | 8                |        | 19       |         | 115  |  |
|                                    |   |                 | 3.0 to 3.6          | 13   | 6 <sup>2</sup>   |        | 15       |         |      |  |
|                                    | Listel Cons.                                |                 | 1.2                 |      | -35              |        |          |         |      |  |
| t <sub>h</sub>                     | Hold time<br>D <sub>n</sub> , PE, CEP, CET, | Figures 3, 4, 5 | 2.0                 | 0    | -12              |        | 0        |         | ns   |  |
| 11                                 | MR to CP                                    | <u> </u>        | 2.7                 | 0    | -9               |        | 0        |         | 113  |  |
|                                    |   | ļ               | 3.0 to 3.6          | 0    | -7               |        | 0        |         |      |  |
|                                    | Maximum clock                               |                 | 2.0                 | 14   | 40               |        | 12       |         |      |  |
| f <sub>max</sub>                   | pulse frequency                             | Figures 1       | 2.7                 | 19   | 58               |        | 16       |         | MHz  |  |
|                                    |   |                 | 3.0 to 3.6          | 24   | 70               |        | 20       |         |      |  |

NOTES:

1. Unless otherwise stated, all typical values are measured at  $T_{amb} = 25^{\circ}C$ 2. Typical values are measured at  $V_{CC} = 3.3 \text{ V}$ .

## 74LV163

#### AC WAVEFORMS

 $V_M$  = 1.5 V at  $V_{CC}$   $\geq$  2.7 V;  $V_M$  = 0.5  $\times$  V<sub>CC</sub> at  $V_{CC}$  < 2.7 V;  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.




Figure 1. Clock (CP) to outputs (Q<sub>n</sub>, TC) propagation delays, the clock pulse width and the maximum clock frequency.




Figure 2. Input (CET) to output (TC) propagation delays and output transition times.




Figure 3. Set-up and hold times for input (D<sub>n</sub>) and parallel enable input (PE).




Figure 4. MR set-up and hold times.




Figure 5. CEP and CET set-up and hold times.

#### **TEST CIRCUIT**





Figure 6. Load circuitry for switching times.



#### DIP16: plastic dual in-line package; 16 leads (300 mil)

| UNIT   | A<br>max. | A <sub>1</sub><br>min. | A <sub>2</sub><br>max. | b              | b <sub>1</sub> | b <sub>2</sub> | с              | D <sup>(1)</sup> | E <sup>(1)</sup> | е    | e <sub>1</sub> | L            | M <sub>E</sub> | M <sub>H</sub> | w     | Z <sup>(1)</sup><br>max. |
|--------|-----------|------------------------|------------------------|----------------|----------------|----------------|----------------|------------------|------------------|------|----------------|--------------|----------------|----------------|-------|--------------------------|
| mm     | 4.2       | 0.51                   | 3.2                    | 1.73<br>1.30   | 0.53<br>0.38   | 1.25<br>0.85   | 0.36<br>0.23   | 19.50<br>18.55   | 6.48<br>6.20     | 2.54 | 7.62           | 3.60<br>3.05 | 8.25<br>7.80   | 10.0<br>8.3    | 0.254 | 0.76                     |
| inches | 0.17      | 0.020                  | 0.13                   | 0.068<br>0.051 | 0.021<br>0.015 | 0.049<br>0.033 | 0.014<br>0.009 | 0.77<br>0.73     | 0.26<br>0.24     | 0.10 | 0.30           | 0.14<br>0.12 | 0.32<br>0.31   | 0.39<br>0.33   | 0.01  | 0.030                    |


#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE |     | EUROPEAN |      |            |                                  |  |
|---------|-----|----------|------|------------|----------------------------------|--|
| VERSION | IEC | JEDEC    | EIAJ | PROJECTION | ISSUE DATE                       |  |
| SOT38-4 |     |          |      |            | <del>-92-11-17</del><br>95-01-14 |  |

Product specification

74LV163




| OUTLINE  |         | REFEF    | EUROPEAN | ISSUE DATE |            |                                 |  |
|----------|---------|----------|----------|------------|------------|---------------------------------|--|
| VERSION  | IEC     | JEDEC    | EIAJ     |            | PROJECTION | ISSUE DATE                      |  |
| SOT109-1 | 076E07S | MS-012AC |          |            |            | <del>91-08-13</del><br>95-01-23 |  |

74LV163

SOT109-1

### 74LV163



74LV163


94-07-12

95-04-04

 $\odot$ 

£

## Presettable synchronous 4-bit binary counter; synchronous reset



SOT403-1

MO-153

### 74LV163

|                           |                        | DEFINITIONS  |
|---------------------------|------------------------|--|
| Data Sheet Identification | Product Status         | Definition   |
| Objective Specification   | Formative or in Design | This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.   |
| Preliminary Specification | Preproduction Product  | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |
| Product Specification     | Full Production        | This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.  |

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number:

PHILIPS

Date of release: 05-96 9397-750-04429

Let's make things better.

