SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

- Parallel-to-Serial, Serial-to-Parallel Conversions
- Left or Right Shifts
- Parallel Synchronous Loading
- **Direct Overriding Clear**
- Temporary Data Latching Capability
- Flow-Through Architecture to Optimize **PCB Layout**
- Center-Pin V_{CC} and GND Configurations to **Minimize High-Speed Switching Noise**
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, and Standard Plastic 300-mil DIPs

(TOP VIEW) SR SER 20 S0 Q_A Ц 19 S1 Q_{B} $\boxed{}$ 3 18**∏** A GND II 4 17**∏** B GND [] 5 16 V_{CC} 15 V_{CC} GND [GND [14**∏** C 13 D $Q_C \coprod$ $Q_D [] 9$ 12 CLR 11 CLK SL SER [] 10

DW OR N PACKAGE

description

在如本品 parallel outputs, right-shift and left-shift serial inputs, This bidirectional shift register features operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation:

Parallel (broadside) load Shift right (in the direction Q_A toward Q_D) Shift left (in the direction QD toward QA) Inhibit clocking (do nothing).

Synchronous parallel loading is accomplished by applying the 4 bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously, and new data is entered at the shift-left serial inputs. Clocking of the flip-flop is inhibited when both mode control inputs are low.

The 74AC11194 is characterized for operation from – 40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.

SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

Function Table


	INPUTS								OUTI	PUTS			
CLEAR	MC	DE	CLOCK	SEF	RIAL		PARA	LLEL		0.	0-	0-	0-
CLEAR	S1	S0	CLOCK	LEFT	RIGHT	Α	В	С	D	Q_{A}	QB	ФС	QD
L	Х	Χ	Х	Х	Х	Х	Х	Χ	Χ	L	L	L	L
Н	Х	Χ	L	Х	Χ	Х	X	Χ	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	Н	Н	1	Х	Χ	а	b	С	d	а	b	С	d
Н	L	Н	1	Х	Н	Х	X	Χ	Χ	Н	Q_{An}	Q_{Bn}	Q_{Cn}
Н	L	Н	↑	Х	L	Х	Χ	Χ	Χ	L	Q_{An}	Q_{Bn}	Q _{Cn}
Н	Н	L	1	Н	Χ	Х	X	Χ	Χ	Q _{Bn}	Q_{Cn}	Q_{Dn}	Н
Н	Н	L	↑	L	X	Х	Χ	Χ	Χ	Q _{Bn}	Q_{Cn}	Q_{Dn}	L
Н	L	L	Х	Х	X	Х	Χ	Χ	Χ	Q_{AO}	Q_{BO}	Q_{CO}	Q_{DO}

H = high level (steady state)

 Q_{AO} , Q_{BO} , Q_{CO} , Q_{DO} = the level of Q_{A} , Q_{B} , Q_{C} , or Q_{D} , respectively, before the indicated steady-state input conditions were established.

 $Q_{An},\ Q_{Bn},\ Q_{Cn},\ Q_{Dn} = \text{the level of } Q_A,\ Q_B,\ Q_C,\ \text{or } Q_D\ \text{respectively, before the most-recent}\ \uparrow \ \text{transition of the clock}.$

timing clear, load, right-shift, inhibit, and clear sequences






L = low level (steady state)

X = irrelevant (any input, including transitions)


^{↑ =} transition from low to high level

a,b,c,d = the level of steady-state input at inputs A, B, C, or D, respectively.

logic symbol†



logic diagram (positive logic)



SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

Storage temperature range –65°C to 150°C

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
		$V_{CC} = 3 V$	2.1			
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			V
		V _{CC} = 5.5 V	3.85			
	Low-level input voltage	VCC = 3 V			0.9	
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35	V
		V _{CC} = 5.5 V			1.65	
	High-level output current	VCC = 3 V			-4	
lOH		V _{CC} = 4.5 V			-24	mA
		V _{CC} = 5.5 V		0.9 1.35 1.65 -4		
		V _{CC} = 3 V			12	
IOL	Low-level output current	V _{CC} = 4.5 V			24	mA
		V _{CC} = 5.5 V			24	
V_{I}	Input voltage		0		VCC	V
٧o	Output voltage		0		VCC	V
Δt/Δν	Input transition rise or fall rate		0		10	ns/V
TA	Operating free-air temperature		- 40		85	°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Voc	T,	<u>Վ</u> = 25°C		MIN	MAY	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIV	MAX	UNIT
		3 V	2.9			2.9		
	$I_{OH} = -50 \mu A$	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
	I _{OH} = – 24 mA	4.5 V	3.94			3.8		
		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
					0.1		0.1	
	$I_{OL} = 50 \mu A$	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
V _{OL}	$I_{OL} = 12 \text{ mA}$	3 V			0.36		0.44	V
	le: - 24 mA	4.5 V	-		0.36		0.44	
	I _{OL} = 24 mA	5.5 V	7		0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V	-				1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V	(3)		± 0.1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Ci	V _I = V _{CC} or GND	5 V		4				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	PARAMETER					MAX	UNIT	
	PARAMETER	PARAMETER				IVIAA	UNII	
fclock	Clock frequency		0	90	0	90	MHz	
		CLK high	5.5		5.5			
t _W	Pulse duration	CLK low	5.5		5.5		ns	
		CLR low	4.5		4.5	5		
	Satura tima hafara CLK 1	Select	5		5		ns	
tsu	Setup time before CLK ↑	Data	4		4			
.	Hold time after CLK ↑	Select	1.5		1.5		no	
^t h	HOID LITTE AFTER CLN	Data	0.5		0.5		ns	
t	Recovery time		1		1		ns	

SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	PARAMET	T _A =	T _A = 25°C		MAX	UNIT		
	FARAMET	ER	MIN	MAX	MIN	WAX	UNIT	
fclock	Clock frequency		0	100	0	100	MHz	
		CLK high	5		5			
t _W	Pulse duration	CLK low	5		5		ns	
		CLR low	4.5		4.5			
	Setup time before CLK ↑	Select	4		4			
^t su	Setup time before CER 1	Data	2.5		2.5		ns	
. .	Hold time after CLK ↑	Select	1.5		1.5		no	
th	HOIG WITH AREI GEN	Data	1		1		ns	
t	Recovery time		1		1		ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
f _{max}		27	90	120		90		MHz
^t PHL	CLK	Anyo	1	5.8	8.4	1	9.5	no
^t PLH	OLK	Any Q	1	6.6	8.9	1	10.2	ns
tPHL	CLR	Any Q	1.7	7.1	9.5	1.7	10.7	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Т,	Δ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	UNII
f _{max}			100	130		100		MHz
^t PHL	CLK	Any	0.8	3.9	6.2	0.8	6.8	ne
t _{PLH}	OLK	Any Q	1.1	4.4	6.6	1.1	7.7	ns
^t PHL	CLR	Any Q	1.5	4.6	7	1.5	7.8	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		PARAMETER	TEST CONDITIONS	TYP	UNIT
	C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	66	pF

SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r = 3 ns, t_f = 3 ns. For testing f_{max} and pulse duration: t_r = 1 to 3 ns, t_f = 1 to 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. This publication of information regarding any third party's products or services does not constitute This approval, warranty or endorsement thereof.

