FAIRCHILD

SEMICONDUCTOR

74F181 4-Bit Arithmetic Logic Unit

General Description

The 74F181 is a 4-bit Arithmetic logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.

Features

■ Full lookahead for high-speed arithmetic operation on long words


April 1988

Revised July 1999

Ordering Code:

Order Number	Package Number	Package Description
74F181SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F181PC	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide
74F181SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide





ω
-
ᇿ
4
N

Unit Loading/Fan Out

Description A Operand Inputs (Active LOW) B Operand Inputs (Active LOW) Function Select Inputs	HIGH/LOW 1.0/3.0 1.0/3.0	Output I _{OH} /I _{OL} 20 μA/–1.8 mA
B Operand Inputs (Active LOW)		20 µA/–1.8 mA
,	1.0/3.0	
Function Select Inputs		20 µA/–1.8 mA
	1.0/4.0	20 μA/–2.4 mA
Mode Control Input	1.0/1.0	20 µA/–0.6 mA
Carry Input	1.0/5.0	20 µA/–3.0 mA
Function Outputs (Active LOW)	50/33.3	–1 mA/20 mA
Comparator Output	OC (Note 1)/33.3	(Note 1)/20 mA
Carry Generate Output (Active LOW)	50/33.3	–1 mA/20 mA
Carry Propagate Output (Active LOW)	50/33.3	–1 mA/20 mA
Carry Output	50/33.3	–1 mA/20 mA
	- 20-59	-
ption	XE at	
	Comparator Output Carry Generate Output (Active LOW) Carry Propagate Output (Active LOW) Carry Output	Comparator OutputOC (Note 1)/33.3Carry Generate Output (Active LOW)50/33.3Carry Propagate Output (Active LOW)50/33.3Carry Output50/33.3

Note 1: OC-Open Collector

Functional Description

The 74F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S₀-S₃) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on Active HIGH or Active LOW operands. The Function Table lists these operations

When the Mode Control input (M) is HIGH, all internal car ries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead between packages using the signals \overline{P} (Carry Propagate) and \overline{G} (Carry Generate). In the Add mode, \overline{P} indicates that \overline{F} is 15 or more, while \overline{G} indicates that \overline{F} is 16 or more. In the Subtract mode \overline{P} indicates that \overline{F} is zero or less, while \overline{G} indicates that \overline{F} is less than zero. $\overline{\mathsf{P}}$ and $\overline{\mathsf{G}}$ are not affected by carry in. When speed requirements are not stringent, the 74F181 can be used in a simple Ripple Carry mode by connecting the Carry output (C_n+4) signal to the Carry input (C_n) of the next unit. For high speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four 74F181


devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four F outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = B output is open collector and can be wired AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the C_{n+4} signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

Operation Table							
					Logic	Arithmetic	Arithmetic
	S ₀	S ₁	S ₂	S_3	(M=H)	(M=L, C ₀ =Inactive)	(M=L, C ₀ =Active)
	L	L	L	L	Ā	A minus 1	А
$- \begin{bmatrix} c_{1} & A_{0} & B_{0} & A_{1} & B_{1} & A_{2} & B_{2} & A_{3} & B_{3} \\ c_{1} & c_{2} & c_{3} & c_{3} \end{bmatrix}$	н	L	L	L	•B	A • B minus 1	A • B
—M	L	н	L	L	$\overline{A} + B$	A • B minus 1	A • B
So 74F181	н	н	L	L	Logic "1"	minus 1 (2s comp.)	Zero
	L	L	н	L	$\overline{A + B}$	A plus (A + B)	A plus (A + B) plus 1
$- \begin{bmatrix} s_3 & F_0 & F_1 & F_2 & F_3 \end{bmatrix} \bullet$	н	L	н	L	B	$A \bullet B$ plus $(A + \overline{B})$	A ● B plus (A + B) plus 1
<u> </u>	L	н	н	L	A⊕B	A minus B minus 1	A minus B
a. All Input Data Inverted	н	н	н	L	$A + \overline{B}$	$A + \overline{B}$	$A + \overline{B}$ plus 1
	L	L	L	н	•B	A plus (A + B)	A plus (A + B plus 1
	н	L	L	н	A⊕B	A plus B	A plus B plus 1
	L	н	L	н	В	A • B plus (A + B)	A • B plus (A + B) plus 1
	н	н	L	н	A + B	A + B	A + B plus 1
	L	L	н	н	Logic "0"	A plus A $(2 \times A)$	A plus A $(2 \times A)$ plus 1
	н	L	н	н	A • B	A plus A • B	A plus A $(2 \times A)$ plus 1
	L	н	н	н	A•B	A plus A • B	A plus $A \bullet \overline{B}$ plus 1
	н	н	н	Н	A	A plus A • B	A plus A • B plus 1
			L	П L	Ā	A	
	L				$\frac{A}{A+B}$	A	A plus 1
$-\mathbf{O}_{c_{n}}^{c_{n}} \stackrel{A_{0}}{=} B_{0} \stackrel{A_{1}}{=} B_{1} \stackrel{A_{2}}{=} B_{2} \stackrel{A_{3}}{=} B_{3} \stackrel{B_{3}}{=} c_{n+4} \mathbf{O}_{-}$	н	L	Ļ	L	A+B •B	A + B $A + \overline{B}$	A + B plus 1
		H	L	L			$A + \overline{B}$ plus 1
- S1 74F181 6	빈	H	L	Ľ	Logic "0"	minus 1 (2s comp.)	Zero
$ \begin{array}{c} \begin{array}{c} S_2 \\ S_3 \\ S_7 \\ \end{array} \\ F_1 \\ F_2 \\ F_3 \\ \end{array} \\ F_1 \\ F_2 \\ \end{array} \\ \begin{array}{c} F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ \end{array} \\ \begin{array}{c} F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ \end{array} \\ \begin{array}{c} F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ \end{array} \\ \begin{array}{c} F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ F_1 \\ F_2 \\ F_3 \\ \end{array} \\ \begin{array}{c} F_1 \\ F_2 \\ F_3 \\ F_1 \\ F_1 \\ F_2 \\ F_2 \\ F_2 \\ F_1 \\ F_2 \\ F_2 \\ F_2 \\ F_2 \\ F_1 \\ F_2 \\ F_2 \\ F_2 \\ F_1 \\ F_2 \\ F_2$	L	L	Н	L	A • B	A plus (A • \overline{B})	A plus A • B plus 1
	н	L	н	L	В	$A \bullet \overline{B}$ plus (A + B)	A • B plus (A + B) plus 1
b. All Input Data True	L	н	Н	L	A⊕B	A minus B minus 1	A minus B
b. An input Data True	н	н	Н	L	A • B	A • B minus 1	A • B
	L	L	L	Н	$\overline{A} + B$	A plus A • B	A plus A • B plus 1
-	Н	L	L	Н	A⊕B	A plus B	A plus B plus 1
	L	н	L	Н	В	$A \bullet B$ plus $(A + \overline{B})$	$A \bullet B$ plus $(A + \overline{B})$ plus 1
	Н	н	L	Н	A • B	A • B minus 1	A • B
	L	L	н	н	Logic "1"	A plus A ($2 \times A$)	A plus A (2 \times A) plus 1
	н	L	н	Н	$A + \overline{B}$	A plus (A + B)	A plus (A+B) plus 1
	L	Н	Н	Н	A + B	A plus $(A + \overline{B})$	A plus (A+B) plus 1
	Н	н	н	н	А	A minus 1	А

						Logic	Arithmetic	Arithmetic
		S ₀	\mathbf{S}_1	S_2	S_3	(M=H)	(M=L, C ₀ =Inactive)	(M=L, C ₀ =Active)
	111111	L	L	L	L	Ā	A minus 1	А
	$- \begin{bmatrix} c_{1} & B_{0} & A_{1} & B_{1} & A_{2} & B_{2} & A_{3} & B_{3} \\ \hline c_{1} & B_{0} & A_{1} & B_{1} & A_{2} & B_{2} & A_{3} & B_{3} \\ \hline c_{1} & B_{1} & B_{1} & B_{1} & B_{2} & B_{2} & A_{3} & B_{3} \\ \hline c_{1} & B_{1} & B_{1} & B_{1} & B_{2} & B_{2} & A_{3} & B_{3} \\ \hline c_{1} & B_{1} & B_{1} & B_{1} & B_{2} & B_{2} & A_{3} & B_{3} \\ \hline c_{1} & B_{1} & B_{1} & B_{2} & B_{2} & B_{2} & B_{3} \\ \hline c_{1} & B_{1} & B_{1} & B_{2} & B_{2} & B_{2} & B_{3} \\ \hline c_{1} & B_{1} & B_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{1} & B_{1} & B_{2} & B_{2} & B_{3} \\ \hline c_{1} & B_{1} & B_{2} & B_{2} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{1} & B_{1} & B_{2} & B_{3} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{1} & B_{2} & B_{3} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} \\ \hline c_{2} & B_{2} & B_{3} & B_{3} \\ \hline c_{2} & B_{3} & B_{3} \\ \hline c_{3} & B_{3} & B_{3} $	н	L	L	L	$\overline{A} + B$	A • B minus 1	A • B
	— M	L	н	L	L	•B	A • B minus 1	A • B
	S ₀ 74F181	н	Н	L	L	Logic "1"	minus 1 (2s comp.)	Zero
		L	L	н	L	•B	A plus (A + B)	A plus (A + B) plus 2
	$- \begin{bmatrix} s_3 & F_0 & F_1 & F_2 & F_3 \end{bmatrix} $	н	L	н	L	В	A • B plus (A + B)	A • B plus (A + B) plus
	T T T T	L	н	н	L	$A \oplus B$	A plus B	A plus B plus 1
c. A A	II Input Data Inverted; B Input Data True	н	н	н	L	A + B	A + B	A + B plus 1
		L	L	L	н	$\overline{A + B}$	A plus $(A + \overline{B})$	A plus (A + B) plus
		н	L	L	н	Ā⊕B	A minus B minus 1	A minus B
		L	Н	L	н	В	$A \bullet B$ plus $(A + \overline{B})$	A • B plus (A + B) plus
		н	н	L	н	$A + \overline{B}$	$A + \overline{B}$	$A + \overline{B}$ plus 1
		L	L	н	н	Logic "0"	A plus A ($2 \times A$)	A plus A (2 \times A) plus
		н	L	н	н	A • B	A plus A • B	A plus A • B plus 1
		L	Н	Н	Н	A • B	A plus A • B	A plus A • B plus 1
		н	н	H.	н	A	A	A plus 1
		L	L	L	11	Ā	A	A plus 1
	$-\mathbf{O}_{C_{a}} \xrightarrow{A_{0}} B_{0} \xrightarrow{A_{1}} B_{1} \xrightarrow{A_{2}} B_{2} \xrightarrow{A_{3}} B_{3} \xrightarrow{A_{3}} \mathbf{A}$	Ĥ	L	L	L	•B	$A + \overline{B}$	A + B plus 1
		L.	Н	L	L	A + B	A + B	A + B plus 1
	S ₀ 74F181	н	н	L	L	Logic "0"	minus 1 (2s comp.)	Zero
		L	L	Н	L	$\overline{A} + B$	A plus A • B	A plus A • B plus 1
	S ₃ F ₀ F ₁ F ₂ F ₃	н	L	н	L	В	$A \bullet B$ plus $(A + \overline{B})$	A • B plus (A + B) plus
		L	н	н	L	$\overline{A} \oplus \overline{B}$	A plus B	A plus B plus 1
d. A	Input Data True; B Input Date Inverted	н	н	н	L	A • B	A • B minus 1	A • B
		L	L	L	н	•B	A plus A ● B	A plus A • B plus 1
		н	L	L	н	A⊕B	A minus B minus 1	A minus B
		L	н	L	н	В	A • B plus (A + B)	A • B plus (A + B) plus
		н	н	L	н	A • B	A • B minus 1	A • B
		L	L	н	н	Logic "1"	A plus A ($2 \times A$)	A plus A (2 \times A) plus
		н	L	н	н	A + B	A plus $(A + \overline{B})$	A plus (A+B) plus 1
		L	н	н	н	$A + \overline{B}$	A plus (A + B)	A plus (A+B) plus 1
		н	Н	Н	н	А	A minus 1	А



Absolute Maximum Ratings(Note 2)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 0°C to +70°C +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions	
VIH	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH 10% V _{CC}	2.5		L	V	Min	$I_{OH} = -1 \text{ mA}$	
	Voltage 5% V _{CC}	2.7		1		IVIIII	$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW 10% V _{CC}			0.5	v	Min	1 20	
	Voltage	0.5		V Min		I _{OL} = 20 mA		
ІН	Input HIGH			F 0	•	Maria	\/	
	Current		-	5.0 μΑ		Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current			7.0	•	Maria	V 7.0V	
	Breakdown Test			7.0	μA	Max	V _{IN} = 7.0V	
ICEX	Output HIGH							
	Leakage Current			50	μA	Max	$V_{OUT} = V_{CC} (\overline{F}_n, \overline{G}, \overline{P}, C_{n+4})$	
V _{ID}	Input Leakage	4.75			V	0.0	I _{ID} = 1.9 μA	
	Test	4.75			v	0.0	All Other Pins Grounded	
I _{OD}	Output Leakage			3.75	A	0.0	$V_{IOD} = 150 \text{ mV}$	
	Circuit Current			3.75	μA	0.0	All Other Pins Grounded	
IIL	Input LOW Current			-0.6			V _{IN} = 0.5V (M)	
				-1.8			$V_{IN} = 0.5V (\overline{A}_0, \overline{A}_1, \overline{A}_3, \overline{B}_0, \overline{B}_1, \overline{B}_3)$	
				-2.4	mA Max	Max	$V_{IN} = 0.5V (S_n, \overline{A}_2, \overline{B}_2)$	
				-3.0			$V_{IN} = 0.5V (C_n)$	
os	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V (\overline{F}_n, \overline{G}, \overline{P}, C_{n+4})$	
I _{онс}	Open Collector, Output							
	OFF Leakage Test			250	μA	Min	$V_O = V_{CC} (A = B)$	
ССН	Power Supply Current		43	65.0	mA	Max	V _O = HIGH	
CCL	Power Supply Current		43	65.0	mA	Max	$V_{O} = LOW$	

				T _A = +25°C		$T_A = -55^{\circ}C$	C to +125°C	$T_A = 0^{\circ}C$ to $+70^{\circ}C$		Units
Symbol	Parameter		v	/ _{CC} = +5.0V		V _{CC} =	+5.0V	V _{CC} =		
				C _L = 50 pF		C _L =	50 pF	$C_L = 50 \text{ pF}$		
	Path	Mode	Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay		3.0	6.4	8.5	3.0	10.0	3.0	9.5	ns
t _{PHL}	C _n to C _{n + 4}		3.0	6.1	8.0	3.0	9.5	3.0	9.0	113
t _{PLH}	Propagation Delay		5.0	10.0	13.0	5.0	15.5	5.0	14.0	ns
t _{PHL}	A or B to C_{n+4}	Sum	4.0	9.4	12.0	3.5	16.5	4.0	13.0	
t _{PLH}	Propagation Delay		5.0	10.8	14.0	5.0	17.0	5.0	15.0	
t _{PHL}	\overline{A} or \overline{B} to C_{n+4}	Dif	5.0	10.0	13.0	4.0	15.0	5.0	14.0	ns
t _{PLH}	Propagation Delay		3.0	6.7	8.5	2.5	16.0	3.0	9.5	
t _{PHL}	C _n to F	Any	3.0	6.5	8.5	2.5	12.0	3.0	9.5	ns
t _{PLH}	Propagation Delay		3.0	5.7	7.5	2.5	9.0	3.0	8.5	
t _{PHL}	A or B or G	Sum	3.0	5.8	7.5	2.5	9.5	3.0	8.5	ns
t _{PLH}	Propagation Delay		3.0	6.5	8.5	2.5	11.5	3.0	9.5	
t _{PHL}	A or B to G	Dif	3.0	7.3	9.5	2.5	11.0	3.0	10.5	ns
t _{PLH}	Propagation Delay		3.0	5.0	7.0	2.5	8.5	3.0	8.0	
t _{PHL}	A or B to P	Sum	3.0	5.5	7.5	3.0	9.5	3.0	8.5	ns
t _{PLH}	Propagation Delay		3.0	5.8	7.5	2.5	11.0	3.0	8.5	
t _{PHL}	A or B to P	Dif	4.0	6.5	8.5	3.0	11.0	4.0	9.5	ns
t _{PLH}	Propagation Delay		3.0	7.0	9.0	3.0	14.5	3.0	10.0	
t _{PHL}	A _i or B _i to F _i	Sum	3.0	7.2	10.0	3.0	14.5	3.0	10.0	ns
t _{PLH}	Propagation Delay		3.0	8.2	11.0	3.0	17.5	3.0	12.0	
t _{PHL}	\overline{A}_i or \overline{B}_i to \overline{F}_i	Dif	3.0	5.0	11.0	3.0	14.5	3.0	12.0	ns
t _{PLH}	Propagation Delay		4.0	8.0	10.5	3.5	16.5	4.0	11.5	
t _{PHL}	Any A or B to Any F	Sum	4.0	7.8	10.0	4.0	13.5	4.0	11.0	ns
t _{PLH}	Propagation Delay		4.5	9.4	12.0	3.5	17.5	4.5	13.0	
^t PHL	Any A or B to Any F	Dif	3.5	9.4	12.0	3.0	14.0	3.5	13.0	ns
PLH	Propagation Delay		4.0	6.0	9.0	3.5	14.5	4.0	10.0	
PHL	A or B to F	Logic	4.0	6.0	10.0	3.0	15.5	4.0	11.0	ns
t _{PLH}	Propagation Delay		11.0	18.5	27.0	8.0	35.0	11.0	29.0	
t _{PHL}	\overline{A} or \overline{B} to $A = B$	Dif	6.0	9.8	12.5	5.5	21.0	6.0	13.5	ns

