December 1994

ADC0833 8-Bit Serial I/O A/D Converter with 4-Channel Multiplexe

## National Semiconductor

# ADC0833 8-Bit Serial I/O A/D Converter with 4-Channel Multiplexer

## **General Description**

The ADC0833 series is an 8-bit successive approximation A/D converter with a serial I/O and configurable input multiplexer with 4 channels. The serial I/O is configured to comply with the NSC MICROWIRETM serial data exchange standard for easy interface to the COPSTM family of processors, as well as with standard shift registers or  $\mu$ Ps.

The 4-channel multiplexer is software configured for singleended or differential inputs when channel assigned by a 4bit serial word.

The differential analog voltage input allows increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.


## **Key Specifications**

- Resolution
- Total Unadjusted Error ± 1/2 LSB and ± 1 LSB
- Single Supply
- Low Power
- Conversion Time

## Features

- NSC MICROWIRE compatible-direct interface to COPS family processors
- Easy interface to all microprocessors, or operates "stand alone"
- Works with 2.5V (LM336) voltage reference
- No full-scale or zero adjust required
- Differential analog voltage inputs
- 4-channel analog multiplexer
- Shunt regulator allows operation with high voltage supplies
- OV to 5V input range with single 5V power supply
- Remote operation with serial digital data link
- TTL/MOS input/output compatible
- TTE/MOS input output compatible
  0.3" standard width 14-pin DIP package





8 Bits

5 V<sub>DC</sub>

32 µs

23 mW

© 1995 National Semiconductor Corporation TL/H/5607

RRD-B30M115/Printed in U. S. A.

Absolute Maximum I If Military/Aerospace specified please contact the National Office/Distributors for availabil	l devices are required, Semiconductor Sales	Package Dissipation at $T_A = 25^{\circ}C$ (Board Mount) Lead Temperature (Soldering, 10 sec	0.8W
Current into V+ (Note 3)	15 mA	Dual-In-Line Package (Plastic)	260°C
Supply Voltage, V <sub>CC</sub> (Note 3)	6.5V	Dual-In-Line Package (Ceramic)	300°C
Voltage		ESD Susceptibility (Note 5)	2000V
Logic Inputs Analog Inputs	$-0.3V$ to V_{CC} $+$ 0.3V $-0.3V$ to V_{CC} $+$ 0.3V	<b>Operating Conditions</b>	(Notes 1 & 2)
Input Current per Pin (Note 4)	±5 mA	Supply Voltage, V <sub>CC</sub>	4.5 V <sub>DC</sub> to 6.3 V <sub>DC</sub>
Package Input Current (Note 4)	$\pm$ 20 mA	Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
Storage Temperature	-65°C to + 150°C	ADC0833CCJ ADC0833BCN, ADC0833CCN	-40°C≤T <sub>A</sub> ≤85°C 0°C≤T <sub>A</sub> ≤70°C

**Electrical Characteristics** The following specifications apply for  $V_{CC} = V^+ = 5V$ ,  $f_{CLK} = 250$  kHz and  $V_{REF}/2 \le (V_{CC} + 0.1V)$  unless otherwise specified. **Boldface limits apply from T<sub>MIN</sub> to T<sub>MAX</sub>;** all other limits  $T_A = T_j = 25^{\circ}C$ .

Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units		
CONVERTER AND MULTIPLEXER CHARACTERISTICS							
Total Unadjusted Error ADC0833BCN ADC0833CCN ADC0833CCJ	$V_{REF}$ /2 Forced to 2.500 $V_{DC}$		± 1½ ± 1 ± 1	± ½ ± 1	LSB LSB LSB		
Minimum Total Ladder Resistance (Note 9) ADC0833CCJ ADC0833BCN/CCN		7.0 7.0	<b>2.6</b> 2.6	2.6	kΩ kΩ		
Maximum Total Ladder Resistance (Note 9) ADC0833CCJ ADC0833BCN/CCN		7.0 7.0	<b>11.8</b> 10.8	11.8	kΩ kΩ		
Minimum Common-Mode Input Range (Note 10) ADC0833CCJ ADC0833BCN/CCN	All MUX Inputs and COM Input		GND-0.05 GND-0.05	GND-0.05	V V		
Maximum Common-Mode Input Range (Note 10) ADC0833CCJ ADC0833BCN/CCN	All MUX Inputs and COM Input		V <sub>CC</sub> +0.05 V <sub>CC</sub> +0.05	V <sub>CC</sub> +0.05	V V		
DC Common-Mode Error ADC0833CCJ ADC0833BCN/CCN		± 1/16 ± 1/16	± ¼ ± ¼	± 1/4	LSB LSB		
Change In Zero Error From V <sub>CC</sub> =5V To Internal Zener Operation (Note 3) ADC0833CCJ	15mA Into V + V <sub>CC</sub> =N.C. V <sub>REF</sub> /2 = 2.500V		1		LSB		
ADC0833BCN/CCN	<u> </u>	1	1	1	LSB		


Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
CONVERTER AND MULTIPL	EXER CHARACTERISTICS (Continued)				
V <sub>Z</sub> , Minimum Internal Diode Breakdown (At V + ) (Note 3) ADC0833CCJ ADC0833BCN/CCN	15mA Into V+		<b>6.3</b> 6.3	6.3	vv
V <sub>Z</sub> , Maximum Internal Diode Breakdown (At V+) (Note 3) ADC0833CCJ ADC0833BCN/CCN	15mA Into V+		<b>8.5</b> 8.5	8,5	v
Power Supply Sensitivity ADC0833CCJ ADC0833BCN/CCN	$V_{CC} = 5V \pm 5\%$	± 1/ <sub>16</sub> ± 1/ <sub>16</sub>	± ¼ ± ¼	± 1/4	LSB LSB
I <sub>OFF</sub> , Off Channel Leakage Current (Note 11) ADC0833CCJ ADC0833BCN/CCN	On Channel = 5V, Off Channel = 0V	为礼	- <b>1</b> -200	-1	μA nA μA
ADC0833CCJ ADC0833BCN/CCN	On Channel = 0V, Off Channel = 5V	.co	<b>1</b> 200 200	1	nA μA nA μA nA
I <sub>ON</sub> , On Channel Leakage Current (Note 11) ADC083CCJ	On Channel = 5V, Off Channel = 0V		<b>1</b> 200		μA nA
ADC0833BCN/CCN			200	1	μA nA
ADC083CCJ ADC0833BCN/CCN	On Channel=0V, Off Channel=5V		- <b>1</b> -200 -200	-1	μA nA μA nA
DIGITAL AND DC CHARACT	ERISTICS				
V <sub>IN(1)</sub> , Logical "1" Input Voltage ADC0833CCJ ADC0833BCN/CCN	V <sub>CC</sub> =5.25V		<b>2.0</b> 2.0	2.0	v v
V <sub>IN(0)</sub> , Logical "0" Input Voltage ADC0833CCJ ADC0833BCN/CCN	V <sub>CC</sub> =4.75V		<b>0.8</b> 0.8	0.8	vv
I <sub>IN(1)</sub> , Logical "1" Input Current ADC0833CCJ ADC0833BCN/CCN	V <sub>IN</sub> =V <sub>CC</sub>	0.005 0.005	<b>1</b>	1	μA μA


**Electrical Characteristics** The following specifications apply for  $V_{CC} = V^+ = 5V$  for


Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
DIGITAL AND DC CHARACTE	RISTICS (Continued)		, ,	. ,	
I <sub>IN(0)</sub> , Logical ''0'' Input Current ADC0833CCJ	V <sub>IN</sub> =0V	-0.005	- 1		μΑ
ADC0833BCN/CCN		-0.005	-1	- 1	μΑ
V <sub>OUT(1)</sub> , Logical "1" Output Voltage	V <sub>CC</sub> =4.75V				
ADC0833CCJ	I <sub>OUT</sub> =-360μA		2.4		V
ADC0833BCN/CCN ADC0833CCJ	I <sub>OUT</sub> =-10μA		2.4 <b>4.5</b>	2.4	
ADC0833BCN/CCN	1001 - 10µX		4.5	4.5	v
V <sub>OUT(0)</sub> , Logical ''0'' Output Voltage	I <sub>OUT</sub> =1.6mA, V <sub>CC</sub> =4.75V				
ADC0833CCJ ADC0833BCN/CCN			<b>0.4</b> 0.4	0.4	V V
I <sub>OUT</sub> , TRI-STATE Output Current (DO, SARS) ADC0833CCJ	V <sub>OUT</sub> =0.4V	-0.1	3. 30	A P	μΑ
ADC0833BCN/CCN	V001 0.4V	-0.1	-3	-3	μΑ
ADC0833CCJ	V <sub>OUT</sub> =5V	0.1	3		, μΑ
ADC0833BCN/CCN		0.1	3	3	μΑ
ISOURCE ADC0833CCJ	V <sub>OUT</sub> Short to GND	-14	-6.5	G E	mA
ADC0833BCN/CCN		- 14	-7.5	-6.5	mA
ISINK ADC0833CCJ	V <sub>OUT</sub> Short to V <sub>CC</sub>	16	8.0		mA
ADC0833BCN/CCN		16	9.0	8.0	mA
I <sub>CC</sub> , Supply Current (Note 3)	V <sub>REF</sub> /2 Open Circuit				
ADC0833CCJ		0.9	4.5		mA
ADC0833BCN/CCN		0.9	4.5	4.5	mA


Γ

Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
CLK, Clock Frequency Min Max			10	400	kHz kHz
T <sub>C</sub> , Conversion Time	Not including MUX Addressing Time		1/f <sub>CL</sub>		
Clock Duty Cycle (Note 12) Min Max	40 60	%			
SET-UP, CS Falling Edge or Data Input Valid to CLK Rising Edge				250	ns
<sub>HOLD</sub> , Data Input Valid after CLK Rising Edge				90	ns
i <sub>pd1</sub> , t <sub>pd0</sub> —CLK Falling Edge to Output Data Valid (Note 13)	C <sub>L</sub> = 100 pF Data MSB First Data LSB First	650 250		1500 600	ns ns
<sub>1H</sub> , t <sub>OH</sub> —Rising Edge of <del>CS</del> to Data Output and SARS Hi-Z	$\begin{array}{l} C_L = 10 \ \text{pF}, \ \text{R}_L = 10 \text{k} \\ C_L = 100 \ \text{pF}, \ \text{R}_L = 2 \text{k} \\ \text{(see TRI-STATE Test Circuits)} \end{array}$	125	500	250	ns ns
C <sub>IN</sub> , Capacitance of Logic nput		25	CN.	•	pF
C <sub>OUT</sub> , Capacitance of Logic Dutputs	- 32	5			pF
Note 5: Human body model, 100 pF discha Note 6: Typicals are at 25°C and represent Note 7: Tested limits are guaranteed to Nat Note 8: Design limits are guaranteed but no Note 9: See Applications, section 3.0. Note 10: For $V_{ N }(-) \ge V_{ N }(+)$ the digital out conduct for analog input voltages one diode as high level analog inputs (5V) can cause th spec allows 50 mV forward bias of either dic output code will be correct. To achieve an temperature variations, initial tolerance and Note 11: Leakage current is measured with Note 12: A 40% to 60% clock duty cycle ra	most fikely parametric norm. tional's AOQL (Average Outgoing Quality Level). tt 100% tested. These limits are not used to calcular put code will be 0000 0000. Two on-chip diodes are drop below ground or one diode drop greater than t his input diode to conduct—especially at elevated ter de. This means that as long as the analog $V_{\rm IN}$ or V absolute 0 $V_{\rm DC}$ to 5 $V_{\rm DC}$ input voltage range will loading.	te outgoing quality tied to each analche $V_{CC}$ supply. Be mperatures, and ca REF does not excent therefore require es. In the case that	r levels. careful, during tea use errors for ana ed the supply volt a minimum suppl a an available cloo	k Diagram) which sting at low V <sub>CC</sub> le log inputs near fu age by more than y vollage of 4.95 k has a duty cycl	will forwar evels (4.5V II-scale. Th 50 mV, th 0 V <sub>DC</sub> ove
clocked can be stopped when low so long a <b>Note 13:</b> Since data, MSB first, is the outpu allow for comparator response time.	as the analog input voltage remains stable. It of the comparator used in the successive approxi	mation loop, an ad	ditional delay is b	uilt in (see Block	Diagram) t









## **Functional Description**

#### 1.0 MULTIPLEXER ADDRESSING

The design of the ADC0833 utilizes a sample-data comparator structure which provides for a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels with software-configurable single-ended (ground referred) or differential inputs. The analog signal conditioning required in transducer-based data

Single-Ended MUX Mode

acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be enabled and whether this input is single-ended or differential. In the differential case, it also assigns the polarity of the channels. Differential inputs are restricted to adjacent channel pairs. For example channel 0 and channel 1 may be selected as a differential pair. Channel 0 or 1 cannot act differential mode the sign may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is best illustrated by the MUX addressing codes shown in the following table. The MUX address is shifted into the converter through the DI line.

## TABLE I. MUX Addressing

	a mox mouc						
Address				Chan	nel #		
SGL/	ODD/	SEL	ECT		-	2	3
DIF	SIGN	1	0	0	•	2	3
1	0	0	1	+			
1	0	1	1			+	
1	1	0	1		+		
1	1	1	1				+
1	1	1	1				+

COM is internally ties to a GND

#### Differential MUX Mode

	Address				Chan	nel #	
SGL/	ODD/	SELECT		0	1	2	3
DIF	SIGN	1	0	Ū	•	-	Ű
0	0	0	1	+	_		
0	0	1	1			+	—
0	1	0	1	_	+		
0	1	1	1			_	+

Since the input configuration is under software control, it can be modified, as required, at each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion. *Figure 1* illustrates the input flexibility which can be achieved.

The analog input voltages for each channel can range from 50 mV below ground to 50mV above  $V_{CC}(\mbox{typically 5V})$  without degrading conversion accuracy.

#### 2.0 THE DIGITAL INTERFACE


A most important characteristic of these converters is their serial data link with the controlling processor. Using a serial communication format offers two very significant system improvements; it allows more function to be included in the converter package with no increase in package size and it can eliminate the transmission of low level analog signals by locating the converter right at the analog sensor; transmitting highly noise immune digital data back to the host processor.

To understand the operation of these converters it is best to refer to the Timing Diagram and Functional Block Diagram and to follow a complete conversion sequence.

1. A conversion is initiated by first pulling the  $\overline{CS}$  (chip select) line low. This line must be held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word.

2. A clock is then generated by the processor (if not provided continuously) and output to the A/D clock input.

3. On each rising edge of the clock the status of the data in (DI) line is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on this line (all leading zeros are ignored). Following the start bit the converter expects the next 4 bits to be the MUX assignment word.



4. When the start bit has been shifted into the start location of the MUX register, the input channel has been assigned and a conversion is about to begin. An interval of  $\frac{1}{2}$  clock period (where nothing happens) is automatically inserted to allow the selected MUX channel to settle. The SAR status line goes high at this time to signal that a conversion is now in progress and the DI line is disabled (it no longer accepts data).

5. The data out (DO) line now comes out of TRI-STATE and provides a leading zero for this one clock period of MUX settling time.

6. When the conversion begins, the output of the SAR comparator, which indicates whether the analog input is greater than (high) or less than (low) each successive voltage from the internal resistor ladder, appears at the DO line on each falling edge of the clock. This data is the result of the conversion being shifted out (with the MSB coming first) and can be read by the processor immediately.

7. After 8 clock periods the conversion is completed. The SAR status line returns low to indicate this  $1\!\!\!/_2$  clock cycle later.

8. If the programmer prefers, the data can be read in an LSB first format. All 8 bits of the result are stored in an output shift register. The conversion result, LSB first, is automatically shifted out the DO line, after the MSB first data stream. The DO line then goes low and stays low until  $\overline{CS}$  is returned high.

9. All internal registers are cleared when the  $\overline{CS}$  line is high. If another conversion is desired,  $\overline{CS}$  must make a high to low transition followed by address information.

The DI and DO lines can be tied together and controlled through a bidirectional processor I/O bit with one wire. This is possible because the DI input is only "looked-at" during the MUX addressing interval while the DO line is still in a high impedance state.

#### 3.0 REFERENCE CONSIDERATIONS

The ADC0833 is intended primarily for use in circuits requiring absolute accuracy. In this type of system, the analog

inputs vary between very specific voltage limits and the reference voltage for the A/D converter must remain stable with time and temperature. For ratiometric applications, an ADC0834 is a pin-for-pin compatible alternative since it has a  $V_{\text{REF}}$  input (note the ADC0834 needs one less bit of mux addressing information).

The voltage applied to the  $V_{\text{REF}}/2$  pin defines the voltage span of the analog input [the difference between  $V_{\text{IN}}(-)$ ] over which the 256 possible output codes apply. A full-scale conversion (an all 1s output code) will result when the voltage difference between a selected "+" input and "-" input is approximately *twice* the voltage at the  $V_{\text{REF}}/2$  pin. This internal gain of 2 from the applied reference to the full-scale input voltage allows biasing a low voltage reference diode from the 5V\_{DC} converter supply. To accommodate a 5V input span, only a 2.5V reference is required. The LM385 and LM336 reference diodes are good low current devices to use with these converters. The output code changes in accordance with the following equation:


utput Code = 256 
$$\left(\frac{V_{IN}(+) - V_{IN}(-)}{2(V_{REF}/2)}\right)$$

0

where the output code is the decimal equivalent of the 8-bit binary output (ranging from 0 to 255) and the term  $V_{\text{REF}}/2$  is the voltage from pin 9 to ground.

The V<sub>REF</sub>/2 pin is the center point of a two resistor divider (each resistor is 3.5 k $\Omega$ ) connected from V<sub>CC</sub> to ground. Total ladder input resistance is the sum of these two equal resistors. As shown in *Figure 2*, a reference diode with a voltage less than V<sub>CC</sub>/2 can be connected without requiring an external biasing resistor if its current requirements meet the indicated level.

The minimum value of V<sub>REF</sub>/2 can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals V<sub>REF</sub>/256).



#### 4.0 THE ANALOG INPUTS

The most important feature of these converters is that they can be located right at the analog signal source and through just a few wires can communicate with a controlling processor with a highly noise immune serial bit stream. This in itself greatly minimizes circuitry to maintain analog signal accuracy which otherwise is most susceptible to noise pickup. However, a few words are in order with regard to the analog inputs should the inputs be noisy to begin with or possibly riding on a large common-mode voltage.

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "-" input is  $1/_2$  of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$V_{\text{error}}(\text{max}) = V_{\text{PEAK}}(2\pi f_{\text{CM}}) \left(\frac{0.5}{f_{\text{CLK}}}\right)$$

where  $f_{CM}$  is the frequency of the common-mode signal,  $V_{\mbox{PEAK}}$  is its peak voltage value

and  $f_{CLK}$  is the A/D clock frequency.

For a 60 Hz common-mode signal to generate a 1/4 LSB error ( $\approx$ 5 mV) with the converter running at 250 kHz, its peak value would have to be 6.63V which would be larger than allowed as it exceeds the maximum analog input limits. Due to the sampling nature of the analog inputs short spikes of current enter the "+" input and exit the "-" input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than 1 k $\Omega$ . This source resistance limitation is important with regard to the DC leakage currents of input multiplexer as well. The worst-case leakage current of  $\pm 1 \,\mu$ A over temperature will create a 1 mV inut error with a 1 k $\Omega$  source resistance. An

signal source be required. 5.0 OPTIONAL ADJUSTMENTS

#### \_ . \_ \_

## 5.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value,  $V_{\rm IN(MIN)}$ , is not ground a zero offset can be done. The converter can be made to output 0000 00000 digital code for this minimum input voltage by biasing any  $V_{\rm IN}$  (-) input at this  $V_{\rm IN(MIN)}$  value. This utilizes the differential mode operation of the A/D.

op amp RC active low pass filter can provide both imped-

ance buffering and noise filtering should a high impedance

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V<sub>IN</sub>(-) input and applying a small magnitude positive voltage to the V<sub>IN</sub>(+) input. Zero error is the difference between the actual DC input voltage which

is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal  $1_2$  LSB value ( $1_2$  LSB=9.8 mV for V<sub>REF</sub>/2=2.500 V<sub>DC</sub>).

#### 5.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1  $^{1\!/_2}$  LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V<sub>REF</sub> input or V<sub>CC</sub> for a digital output code which is just changing from 1111 1110 to 1111 1111.

## 5.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A V<sub>IN</sub>(+) voltage which equals this desired zero reference plus 1/2 LSB (where the LSB is calculated for the desired analog span, using 1 LSB=analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 00<sub>HEX</sub> to 01<sub>HEX</sub> code transition.

The full-scale adjustment should be made [with the proper  $V_{IN}(-)$  voltage applied] by forcing a voltage to the  $V_{IN}(+)$  input which is given by:



V<sub>MAX</sub> = the high end of the analog input range

V<sub>MIN</sub> = the low end (the offset zero) of the analog

(Both are ground referenced.)


The  $V_{\rm REF}/2$  voltage is then adjusted to provide a code change from FE\_{\rm HEX} to FF\_{\rm HEX}. This completes the adjustment procedure.

#### **6.0 POWER SUPPLY**

and

range


A unique feature of the ADC0833 is the inclusion of a 7V zener diode connected from the V<sup>+</sup> terminal to ground which also connects to the V<sub>CC</sub> terminal (which is the actual converter supply) through a silicon diode, as shown in *Figure 3*.





This zener is intended for use as a shunt voltage regulator to eliminate the need for any additional regulating components. This is most desirable if the converter is to be remotely located from the system power source. *Figures 4* and *5* illustrate two useful applications of this on-board zener when an external transistor can be afforded.


An important use of the interconnecting diode between V<sup>+</sup> and V<sub>CC</sub> is shown in *Figures 6* and *7*. Here, this diode is used as a rectifier to allow the V<sub>CC</sub> supply for the converter


to be derived from the clock. The low current requirements of the A/D (~3 mA) and the relatively high clock frequencies used (typically in the range of 10k-400 kHz) allows using the small value filter capacitor shown to keep the ripple on the V<sub>CC</sub> line to well under 1/4 of an LSB. The shunt zener regulator can also be used in this mode. This requires a clock voltage swing which is in excess of V<sub>Z</sub>. A current limit for the zener is needed, either built into the clock generator or a resistor can be used from the CLK pin to the V<sup>+</sup> pin.













## **Ordering Information**

Part Number	Temperature Range	Total Unadjusted Error
ADC0833BCN	0°C to +70°C	$\pm$ 1/2 LSB
ADC0833CCJ	-40°C to +85°C	+1100
ADC0833CCN	0°C to +70°C	±1 LSB



