

National Semiconductor

# 54F/74F283 4-Bit Binary Full Adder with Fast Carry

#### **General Description**

The 'F283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words ( $A_0-A_3$ ,  $B_0-B_3$ ) and a Carry input ( $C_0$ ). It generates the binary Sum outputs ( $S_0-S_3$ ) and the Carry output ( $C_4$ ) from the most significant bit. The 'F283 will operate with either active HIGH or active LOW operands (positive or negative logic).

# Features

■ Guaranteed 4000V minimum ESD protection


Package Military Commercial **Package Description** Number 16-Lead (0.300" Wide) Molded Dual-In-Line 74F283PC N16E 54F283DM (Note 2) J16A 16-Lead Ceramic Dual-In-Line 16-Lead (0.150" Wide) Molded Small Outline, JEDEC 74F283SC (Note 1) M16A 16-Lead (0.300" Wide) Molded Small Outline, EIAJ 74F283SJ (Note 1) M16D 16-Lead Cerpack 54F283FM (Note 2) W16A 54F283LL (Note 2) E20A 20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

### Logic Symbols

### Connection Diagrams



© 1995 National Semiconductor Corporation TL/F/9513

RRD-B30M105/Printed in U. S. A.

Unit Loadi	ng/Fan Out		
		54	IF/74F
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>
A <sub>0</sub> -A <sub>3</sub>	A Operand Inputs	1.0/2.0	20 µA/−1.2 mA
B <sub>0</sub> -B <sub>3</sub>	B Operand Inputs	1.0/2.0	20 µA/−1.2 mA
C <sub>0</sub>	Carry Input	1.0/1.0	20 µA/−0.6 mA
S <sub>0</sub> -S <sub>3</sub>	Sum Outputs	50/33.3	-1 mA/20 mA
C <sub>4</sub>	Carry Output	50/33.3	-1 mA/20 mA

#### **Functional Description**

The 'F283 adds two 4-bit binary words (A plus B) plus the incoming Carry (C<sub>0</sub>). The binary sum appears on the Sum (S<sub>0</sub>-S<sub>3</sub>) and outgoing carry (C<sub>4</sub>) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$\begin{array}{l} 2^0 \left( A_0 + B_0 + C_0 \right) + 2^1 \left( A_1 + B_1 \right) \\ + 2^2 \left( A_2 + B_2 \right) + 2^3 \left( A_3 + B_3 \right) \\ = S_0 + 2S_1 + 4S_2 + 8S_3 + 16C_4 \\ & \text{Where } (+) = \text{plus} \end{array}$$

Interchanging inputs of equal weight does not affect the operation. Thus  $C_0$ ,  $A_0$ ,  $B_0$  can be arbitrarily assigned to pins 5, 6 and 7 for DIPS, and 7, 8 and 9 for chip carrier packages. Due to the symmetry of the binary add function, the 'F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See *Figure 1*. Note that if  $C_0$  is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.


Due to pin limitations, the intermediate carries of the 'F283 are not brought out for use as inputs or outputs. However,


other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure 2 shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A<sub>3</sub>, B<sub>3</sub>) LOW makes S<sub>3</sub> dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure 3 shows a way of dividing the 'F283 into a 2-bit and a 1-bit adder. The third stage adder (A2, B2, S2) is used merely as a means of getting a carry ( $C_{10}$ ) signal into the fourth stage (via  $A_2$  and  $B_2$ ) and bringing out the carry from the second stage on S2. Note that as long as  $\mathsf{A}_2$  and  $\mathsf{B}_2$  are the same, whether HIGH or LOW, they do not influence  $S_2$ . Similarly, when  $A_2$  and  $B_2$  are the same the carry into the third stage does not influence the carry out of the third stage. *Figure 4* shows a meth-od of implementing a 5-input encoder, where the inputs are equally weighted. The outputs  $S_0$ ,  $S_1$  and  $S_2$  present a binary number equal to the number of inputs  $I_1-I_5$  that are true. Figure 5 shows one method of implementing a 5-input majority gate. When three or more of the inputs I1-I5 are true, the output M<sub>5</sub> is true.

						2 million (1997)			_					
	C <sub>0</sub>	A <sub>0</sub>	A1	<b>A</b> <sub>2</sub>	A <sub>3</sub>	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	C <sub>4</sub>
Logic Levels	L	L	н	L	н	Н	L	L	н	Н	н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

Active HIGH: 0 + 10 + 9 = 3 + 16 Active LOW: 1 + 5 + 6 = 12 + 0

FIGURE 1. Active HIGH versus Active LOW Interpretation





#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/Distributors for availabilit	y and specifications.	
Storage Temperature	-65°C to +150°C	
Ambient Temperature under Bias	-55°C to +125°C	
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C	
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V	
Input Voltage (Note 2)	-0.5V to $+7.0V$	
Input Current (Note 2)	-30 mA to $+5.0$ mA	
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$ )		
Standard Output	-0.5V to V <sub>CC</sub>	
TRI-STATE® Output	-0.5V to $+5.5V$	
Current Applied to Output in LOW State (Max)	twice the rated $I_{OL}$ (mA)	

ESD Last Passing Voltage (Min) 4000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

#### **DC Electrical Characteristics**

#### **Recommended Operating** Conditions

Free Air Ambient Temperature Military Commercial

Supply Voltage Military

Commercial

 $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  $0^{\circ}C$  to  $\,+\,70^{\circ}C$ 

+4.5V to +5.5V

+4.5V to +5.5V

	ectrical Chara		54F/74F			201.				
Symbol	Parame	Min Typ Max		Units V <sub>CC</sub>		Conditions				
VIH	Input HIGH Voltage	2.0		13.7	V		Recognized as a HIGH Sign			
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signa		
V <sub>CD</sub>	Input Clamp Diode Vo	Itage	2	<u>``</u>	-1.2	V	Min	$I_{IN} = -18 \text{ mA}$		
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$		
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$		
IIH	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$		
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V$		
ICEX	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$		
V <sub>ID</sub>	Input Leakage Test	74F	4.75			v	0.0	$I_{ID} = 1.9 \mu A$ All Other Pins Grounded		
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded		
IIL	Input LOW Current				-0.6 -1.2	mA	Max	$\begin{split} V_{\text{IN}} &= 0.5 \text{V} \left(\text{C}_{\text{O}}\right) \\ V_{\text{IN}} &= 0.5 \text{V} \left(\text{A}_{\text{n}}, \text{B}_{\text{n}}\right) \end{split}$		
los	Output Short-Circuit C	urrent	-60		-150	mA	Max	$V_{OUT} = 0V$		
I <sub>ССН</sub>	Power Supply Current			36	55	mA	Max	V <sub>O</sub> = HIGH		
I <sub>CCL</sub>	Power Supply Current			36	55	mA	Max	$V_{O} = LOW$		

Symbol		$74F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF}$			5	4F	74		
	Parameter				$\begin{array}{l} \textbf{T_{A}, V_{CC} = Mil} \\ \textbf{C_{L} = 50 pF} \end{array}$		${f T_A,V_{CC}=Com}\ {f C_L=50}{f pF}$		Units
		Min	Тур	Max	Min	Max	Min	Мах	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $C_0$ to $S_n$	3.5 3.0	7.0 7.0	9.5 9.5	3.5 3.0	14.0 14.0	3.5 3.0	11.0 11.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>n</sub> or B <sub>n</sub> to S <sub>n</sub>	3.0 3.0	7.0 7.0	9.5 9.5	3.0 3.0	17.0 14.0	3.0 3.0	13.0 11.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $C_0$ to $C_4$	3.0 3.0	5.7 5.4	7.5 7.0	3.0 2.5	10.5 10.0	3.0 3.0	8.5 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $A_n$ or $B_n$ to $C_4$	3.0 2.5	5.7 5.3	7.5 7.0	3.0 2.5	10.5 10.0	3.0 2.5	8.5 8.0	ns

## **Ordering Information**

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:

