

August 1986 Revised February 1999

# DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

#### **General Description**

The DM74LS191 circuit is a synchronous, reversible, up/down counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change simultaneously when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four master-slave flip-flops are triggered on a LOW-to-HIGH level transition of the clock input, if the enable input is LOW. A HIGH at the enable input inhibits counting. Level changes at either the enable input or the down/up input should be made only when the clock input is HIGH. The direction of the count is determined by the level of the down/up input. When LOW, the counter counts up and when HIGH, it counts down.

The counter is fully programmable; that is, the outputs may be preset to either level by placing a LOW on the load input and entering the desired data at the data inputs. The output will change independent of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The clock, down/up, and load inputs are buffered to lower the drive requirement; which significantly reduces the number of clock drivers, etc., required for long parallel words. Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

### Features 3


- Counts binary
- Single down/up count control line
- Count enable control input
- Ripple clock output for cascading
- Asynchronously presettable with load control
- Parallel outputs
- Cascadable for n-bit applications
- Average propagation delay 20 ns
- Typical clock frequency 25 MHz
- Typical power dissipation 100 mW

#### **Ordering Code:**


Order Number	Package Number	Package Description
DM74LS191M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
DM74LS191N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code





## **Timing Diagram**





### **Absolute Maximum Ratings**(Note 1)

 $\begin{array}{lll} \mbox{Storage Temperature Range} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Input Voltage} & 7V \\ \mbox{Operating Free Air Temp. Range} & 0^{\circ}\mbox{C to } +70^{\circ}\mbox{C} \\ \mbox{Supply Voltage} & 7V \\ \end{array}$ 

5°C to +150°C

7V

0°C to +70°C

7V

0°C to +70°C

7V

10°C to +70°C

10°C to +70°C

7V

10°C to +70°C

10°C t

## **Recommended Operating Conditions**

Symbol	Parameter	Parameter		Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
I <sub>OH</sub>	HIGH Level Output Current				-0.4	mA
I <sub>OL</sub>	LOW Level Output Current				8	mA
f <sub>CLK</sub>	Clock Frequency (Note 2)		0		20	MHz
t <sub>W</sub>	Pulse Width	Clock	25			ns
	(Note 2)	Load	35			
t <sub>SU</sub>	Data Setup Time (Note 2)	2 XE 3	20	10		ns
t <sub>H</sub>	Data Hold Time (Note 2)	20 1	0			ns
t <sub>EN</sub>	Enable Time to Clock (Note 2)	132	30			ns
T <sub>A</sub>	Free Air Operating Temperature	~0	0		70	°C

**Note 2:**  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

## **DC Electrical Characteristics**

Symbol	Parameter	Conditions		Min	Тур	Max	Units
					(Note 3)		
VI	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = - 18 mA				-1.5	V
V <sub>OH</sub>	HIGH Level Output	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	Mil	2.5	3.4		
	Voltage	$V_{IL} = Max, V_{IH} = Min$	Com	2.7	3.4		V
V <sub>OL</sub>	LOW Level Output	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max			0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$			0.35	0.5	V
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min			0.25	0.4	
I <sub>I</sub>	Input Current @ Max	V <sub>CC</sub> = Max	Enable			0.3	mA
	Input Voltage	$V_I = 7V$	Others			0.1	
I <sub>IH</sub>	HIGH Level Input	V <sub>CC</sub> = Max	Enable			60	μΑ
	Current	$V_I = 2.7V$	Others			20	
I <sub>IL</sub>	LOW Level Input	V <sub>CC</sub> = Max	Enable			-1.08	mA
	Current	$V_I = 0.4V$	Others			-0.4	
Ios	Short Circuit	V <sub>CC</sub> = Max	Mil	-20		-100	mA
	Output Current	(Note 4)	Com	-20		-100	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 5)	•		20	35	mA

Note 3: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.


Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5:  $I_{CC}$  is measured with all inputs grounded and all outputs open.


## **AC Electrical Characteristics**

		From (Input) To (Output)	$R_L = 2 k\Omega$				
Symbol	Parameter		C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
			Min	Max	Min	Max	1
f <sub>MAX</sub>	Maximum Clock		20		20		MHz
	Frequency						
t <sub>PLH</sub>	Propagation Delay Time	Load to		33		43	ns
	LOW-to-HIGH Level Output	Any Q					
t <sub>PHL</sub>	Propagation Delay Time	Load to		50		59	ns
	HIGH-to-LOW Level Output	Any Q					
t <sub>PLH</sub>	Propagation Delay Time	Data to		22		26	ns
	LOW-to-HIGH Level Output	Any Q					
t <sub>PHL</sub>	Propagation Delay Time	Data to		50		62	ns
	HIGH-to-LOW Level Output	Any Q					
t <sub>PLH</sub>	Propagation Delay Time	Clock to		20		24	ns
	LOW-to-HIGH Level Output	Ripple Clock					
t <sub>PHL</sub>	Propagation Delay Time	Clock to		24		33	ns
	HIGH-to-LOW Level Output	Ripple Clock			- 96-		
t <sub>PLH</sub>	Propagation Delay Time	Clock to		24	d- /**	29	ns
	LOW-to-HIGH Level Output	Any Q		3 3 T	- 40		
t <sub>PHL</sub>	Propagation Delay Time	Clock to	a	36	CA	45	ns
	HIGH-to-LOW Level Output	Any Q	38 1				
t <sub>PLH</sub>	Propagation Delay Time	Clock to	C32	42		47	ns
	LOW-to-HIGH Level Output	Max/Min					
t <sub>PHL</sub>	Propagation Delay Time	Clock to		52		65	ns
	HIGH-to-LOW Level Output	Max/Min					
t <sub>PLH</sub>	Propagation Delay Time	Up/Down to		45		50	ns
	LOW-to-HIGH Level Output	Ripple Clock					
t <sub>PHL</sub>	Propagation Delay Time	Up/Down to		45		54	ns
	HIGH-to-LOW Level Output	Ripple Clock					
t <sub>PLH</sub>	Propagation Delay Time	Down/Up to		33		36	ns
	LOW-to-HIGH Level Output	Max/Min					
t <sub>PHL</sub>	Propagation Delay Time	Down/Up to		33		42	ns
=	HIGH-to-LOW Level Output	Max/Min					
t <sub>PLH</sub>	Propagation Delay Time	Enable to		33		36	ns
	LOW-to-HIGH Level Output	Ripple Clock					
t <sub>PHL</sub>	Propagation Delay Time	Enable to		33		42	ns
	HIGH-to-LOW Level Output	Ripple Clock					

# 



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS012, 0.150" Narrow Body Package Number M16A



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 300" Wide Package Number N16E

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com