SN5475, SN5477, SN54LS75, SN54LS77 SN7475, SN74LS75 4-BIT BISTABLE LATCHES

SDLS120 - MARCH 1974 - REVISED MARCH 1988

FUNCTION TABLE (each latch)

INP	UTS	OUTPUTS				
Đ	С	Q	ā			
L	Н	L	н			
н	Н	Н	L			
Х	L	Ω0	\overline{a}_0			

H = high level, L = low level, X = irrelevant $Q_0 = the level of Q before the high-to-low transition of G$

description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (C) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.


The '75 and 'LS75 feature complementary Q and Q outputs from a 4-bit latch, and are available in various 16-pin packages. For higher component density applications, the '77 and 'LS77 4-bit latches are available in 14-pin flat packages.

These circuits are completely compatible with all popular TTL families. All inputs are diode-clamped to minimize transmission-line effects and simplify system design. Series 54 and 54LS devices are characterized for operation over the full military temperature range of –55°C to 125°C; Series 74, and 74LS devices are characterized for operation from 0°C to 70°C.

SN5475, SN54LS75 . . . J OR W PACKAGE SN7475 . . . N PACKAGE SN74LS75 . . . D OR N PACKAGE (TOP VIEW)


10 01	716]] 10
1D 🔲 2	15 20
2 D 🔲 3	14 20
3C, 4C ∐4	13 1C, 2C
Vcc □5	12 GND
3D □ 6	11 30
4D [7	10∏ 3Q
40 [8	9 40

SN5477, SN54LS77 . . . W PACKAGE (TOP VIEW)



NC - No internal connection

logic symbols†



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)	
Input voltage: '75, '77	5.5 V
	7 V
	5.5 V
Operating free-air temperature range:	SN54'
operating was an isosperation and	SN74' 0° C to 70°C
	65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor and is not applicable to the 'LS75 and 'LS77.

SDLS120 - MARCH 1974 - REVISED MARCH 1988

logic diagrams (each latch) (positive logic) 75, 77 To ('75) Other Latch ENABLE DATA C 'LS77 'LS75 -ā DATA . DATA TO TO OTHER OTHER LATCH LATCH ENABLE ENABLE C schematics of inputs and outputs 'LS75, 'LS77 75, 77 EQUIVALENT OF EACH INPUT **EQUIVALENT OF EACH INPUT** Vcc v_{cc} Req INPUT Data: $R_{eq} = 17 \text{ k}\Omega$ Enable: $R_{eq} = 4.2 \text{ k}\Omega$ Data: $R_{eq} = 2 k\Omega NOM$ Enable: $R_{eq} = 1 k\Omega NOM$ 'LS75, 'LS77 '75, '77 TYPICAL OF ALL OUTPUTS TYPICAL OF ALL OUTPUTS 120 Ω -Vcc NOM 130 Ω NOM OUTPUT OUTPUT



SDLS120 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

	SN5	475, SN5477 SN7			SN747	17475	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-400			-400	μА
Low-level output current, IOL			16			16	mA
Width of enabling pulse, tw	20			20			กร
Setup time, t _{su}	20			20			ns
Hold time, th	5			5			ns
Operating free-air temperature, TA	55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	٧
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = -12 mA			-1.5	٧
V _{OH}	High-level output voltage		V _{IH} = 2 V, l _{OH} = -400 μA	2.4	3.4		٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4	٧
11	Input current at maximum input voltage	VCC = MAX,	V ₁ = 5.5 V			1	mA
ΉН	High-level input current C input	V _{CC} = MAX,	V _I = 2.4 V			80 160	μΑ
11L	Low-level input current D input C input	V _{CC} = MAX,	V ₁ = 0.4 V			-3.2 -6.4	mA
	2	1	SN54'	-20		-57	
los	Short-circuit output current §	V _{CC} = MAX	SN74'	-18		-57	mA
		V _{CC} = MAX,	SN54'		32	46	
CC	Supply current	See Note 3	SN74'		32	53	mA

[†]For conditions shown as MIN o<mark>r MAX, use</mark> the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
[†] PLH	5	Q			16	30	ns
[†] PHL	D	u			14	25	112
¹PLH¶	<u> </u>	ā	C 15 nE		24	40	ns
tPHL¶	D \overline{Q} $C_L = 15 pF$, $R_L = 400 \Omega$,		7	15			
tPLH	С	a	See Figure 1		16	30	ns
^t PHL		<u> </u>	Jee 1 igure 1		7	15	
tPLH¶	С	ō	7		16	30	ns
tPHL¶		<u> </u>			7	15	

 $t_{PLH} \equiv propagation delay time, low-to-high-level output$



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

Not more than one output should be shorted at a time.

NOTE 3: I_{CC} is tested with all inputs grounded and all outputs open.

 $t_{PHL} \equiv$ propagation delay time, high-to-low-level output

These parameters are not applicable for the SN5477.

SN5475, SN5477, SN54LS75, SN54LS77 SN7475, SN74LS75 **4-BIT BISTABLE LATCHES**

SDLS120 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

	1	SN54LS75 SN54LS77		SN74LS75			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-400			-400	μΑ
Low-level output current, IOL			4			8	mA
Width of enabling pulse, tw	20			20			ns
Setup time, t _{SU}	20			20			ns
Hold time, th	5			5			ns
Operating free-air temperature, TA	-55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS [†]		SN54LS75 SN54LS77		s	75	דומט			
					MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I	= -18 mA			- %	-1.5			-1.5	٧
VOH	High-level output voltage	V _{CC} = MIN, V V _{IL} = V _{IL} max, I ₀	' _{1H} = 2 V, _{OH} = -400 μ	A 3	2.5	3.5	0	2.7	3.5		٧
				IOL = 4 mA	-	0.25	0.4		0.25	0.4	v
VOL	Low-level output voltage	VIL = VIL max		IOL = 8 mA	m.				0.35	0.5	
	Input current at	W MAN N	/ ₁ = 7 V	D input) .		0.1			0.1	mA
4	maximum input voltage	V _{CC} = MAX,	1= / V	C input			0.4			0.4	1117
_		N 280N N	1 2 2 1	D input			20		_	20	μА
ЧН	High-level input current	V _{CC} = MAX, V	/₁ = 2.7 V	C input			80			80	J
			2.434	D input			-0.4			-0.4	mA
11L	Low-level input current	V _{CC} = MAX, V	/ = 0.4 V	C input			-1.6			-1.6	
los	Short-circuit output current §	V _{CC} = MAX			-20		-100	-20		-100	mA
		V MAY C	an Note 2	'LS75		6.3	12		6.3	12	mA
1CC	Supply current	VCC = MAX, S	ee Note 2	'LS77		6.9	13				

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25° C

	FROM	то		T	'LS75			'LS77		UNIT
PARAMETER¶	(INPUT) (OUTPUT) TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	OIVII		
tPLH	_		Q C _L = 15 pF,		15	27		11	19	ns
tPHL	D	4			9	17		9	17	
tPLH		=			12	20				ns
tPHL	D	a a				7	15			
^t PLH	_		$R_L = 2 k\Omega$,		15	27		10	18	ns
t _{PHL} C	С	Q	See Figure 1		14	25		10	18	
tPLH		ā			16	30				ns
^t PHL	С	4			7	15				L


[¶] tpLH = propagation delay time, low-to-high-level output tpLH = propagation delay time, high-to-low-level output



 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C. \$Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second NOTE 2: I_{CC} is tested with all inputs grounded and all outputs open.

SDLS120 - MARCH 1974 - REVISED MARCH 1988

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

 $^{\dagger}\text{Complementary }\Omega$ outputs are on the '75 and 'LS75 only.

- NOTES: A. The pulse generators have the following characteristics: $Z_{OUt} \approx 50 \ \Omega$; for pulse generator A, PRR $\leq 500 \ kHz$; for pulse generator B, PRR $\leq 1 \ MHz$. Positions of D and C input pulses are varied with respect to each other to verify setup times.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.
 - D. When measuring propagation delay times from the D input, the corresponding C input must be held high.
 - E. For '75 and '77, V_{ref} = 1.5 V; for 'LS75 and 'LS77, V_{ref} = 1.3 V.

FIGURE 1



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

