FAIRCHILD

SEMICONDUCTOR

DM74AS169A Synchronous 4-Bit Binary Up/Down Counter

General Description

These synchronous presettable counters feature an internal carry look ahead for cascading in high speed counting applications. The DM74AS169 is a 4-bit binary up/down counter. The carry output is decoded to prevent spikes during normal mode of counting operation. Synchronous operation is provided so that outputs change coincident with each other when so instructed by count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive going) edge of clock input waveform.

These counters are fully programmable; that is, the outputs may each be preset either HIGH or LOW. The load input circuitry allows loading with carry-enable output of cascaded counters. As loading is synchronous, setting up a LOW level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry permits cascading counters for n-bit synchronous applications without additional gating. Both count enable inputs (\overline{P} and \overline{T}) must be LOW to count. The direction of the count is determined by the level of the up/down input. When the input is HIGH, the counter counts UP; when LOW, it counts DOWN. Input T is fed forward to enable the carry outputs. The carry output thus enabled will produce a LOW level output pulse with a duration approximately equal to the HIGH portion of the QA output when counting UP, and approximately equal to the LOW portion of the QA output when counting DOWN. This LOW level overflow carry pulse can be used to enable successively cascaded stages. Transitions at the enable \overline{P} or \overline{T} inputs are allowed regardless of the level of the clock input.

The control functions for these counters are fully synchronous. Changes at control inputs (enable \overline{P} , enable \overline{T} , load, up/down) which modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

Ordering Code:

Order Number	Package Number	Package Description
DM74AS169AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74AS169AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

- Features
- Switching Specifications at 50 pF
- Switching Specifications guaranteed over full temperature and V_{CC} range

April 1984


Revised March 2000

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts
- Synchronously programmable
- Internal look ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line

ESD inputs

.

© 2000 Fairchild Semiconductor Corporation DS006292



www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ _{JA}	
N Package	71.5°C/W
M Package	101.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74AS169A

Recommended Operating Conditions

Symbol	Param	eter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{ОН}	HIGH Level Output Curren	t			-2	mA
OL	LOW Level Output Current	t		. A. M	20	mA
f _{CLK}	Clock Frequency		0 🐲	5	75	MHz
t _{s∪}	t _{setup} , Set-up Time	Data; A, B, C, D	8			ns
		En P, En T	8	A		ns
		LOAD	8			ns
		U/D	11			ns
^і н	t _{hold} , Hold Time	Data; A, B, C, D	0			ns
		En P, En T	0			ns
		LOAD	0			ns
		U/D	0			ns
WCLK	Width of Clock Pulse		6.7			ns
t _A	Free Air Operating Temper	ature	0		70	°C


Electrical Characteristics

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.2	V
V _{OH}	HIGH Level	I _{OH} = -2 mA,		V 2			V
	Output Voltage	$V_{CC} = 4.5V$ to 5.5V		V _{CC} – 2			v
V _{OL}	LOW Level	$V_{CC} = 4.5V,$			0.05	0.5	V
	Output Voltage	I _{OL} = 20 mA			0.35	0.5	V
I _I	Input Current @ Max	$V_{CC} = 5.5V,$	LOAD, ENT, U/D			0.2	mA
	Input Voltage	$V_{IH} = 7V$	Others			0.1	mA
IIH	HIGH Level Input Current	$V_{CC} = 5.5V,$	LOAD, ENT, U/D			40	A
		$V_{IH} = 2.7V$	Others			20	μA
IIL	LOW Level Input Current	$V_{CC} = 5.5V,$	CLK, DATA, ENP			-0.5	
		$V_{IL} = 0.4V$	LOAD, ENT, U/D			-1	mA
I _O (Note 2)	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$	1	-30		-112	mA
Icc	Supply Current	$V_{CC} = 5.5V$			46	63	mA


Note 2: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, IOS.

Symbol	mended operating free air tempera Parameter	Conditions	From	То	Min	Max	Unit
MAX	Maximum Clock Frequency	V _{CC} = 4.5V to 5.5V		-	75	-	MHz
	Propagation Delay Time	$R_{\rm L} = 500\Omega$	-	1 1	15		IVII IZ
^t PLH	LOW-to-HIGH Level Output	$C_{L} = 50 \text{ pF}$	Clock	RIPPLE Carry	3	16.5	ns
F	Propagation Delay Time	0L = 30 pi					
PHL	HIGH-to-LOW Level Output		Clock	RIPPLE Carry	2	13	ns
t _{PLH}	Propagation Delay Time						
FLA	LOW-to-HIGH Level Output		Clock	Any Q	1	7	ns
PHL	Propagation Delay Time	_					
	HIGH-to-LOW Level Output		Clock	Any Q	2	13	ns
t _{PLH}	Propagation Delay Time		_	1			
	LOW-to-HIGH Level Output		En T	RIPPLE Carry	1.5	9	ns
PHL	Propagation Delay Time			1			
THE	HIGH-to-LOW Level Output		En T	RIPPLE Carry	1.5	9	ns
t _{PLH}	Propagation Delay Time	_	U/D	1			
T LIT	LOW-to-HIGH Level Output		(Note 3)	RIPPLE Carry	2	12	ns
PHL	Propagation Delay Time		U/D	A PA	_		
PHL	HIGH-to-LOW Level Output		(Note 3)	RIPPLE Carry	2	13	ns
	he ripple carry output will be out of pha		.cor				
			cor				
			.cor				
			cor				
			cor				
			cor				
			cor				
			cor				

DM74AS169A



www.fairchildsemi.com



6