June 1989

DM74LS293 4-Bit Binary Counter

General Description

The 'LS293 counter is electrically and functionally identical to the 'LS93. Only the arrangement of the terminals has been changed for the 'LS293.

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-eight.


All of these counters have a gated zero reset.

To use the maximum count length (four-bit binary) of these counters, the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table.

Features

- GND and V_{CC} on Corner Pins (Pins 7 and 14 respectively)
- Typical power dissipation 45 mW
- Count frequency 42 MHz

Connection Diagram



Order Number DM74LS293M or DM74LS293N See NS Package Number M14A or N14A

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units		
Cymbol			Min	Nom	Max	Cinto
V_{CC}	Supply Voltage		4.75	5	5.25	٧
V _{IH}	High Level Input Voltag	е	2			٧
V _{IL}	Low Level Input Voltage	е			0.8	V
I _{OH}	High Level Output Curre	ent			-0.4	mA
I _{OL}	Low Level Output Curre	ent			8	mA
f _{CLK}	Clock Frequency	A to Q _A	0		32	MHz
	(Note 1)	B to Q _B	0		16	1411 12
f _{CLK}	Clock Frequency	A to Q _A	0		20	MHz
	(Note 2)	B to Q _B	0	3- 3	10	1411 12
t _W	Pulse Width	A	15	12 19	C.	
	(Note 6)	В	30		0.	ns
		Reset	15	~01	P	
t _{REL}	Reset Release Time (Note 6)		25			ns
T _A	Free Air Operating Temperature		0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	$V_{\rm CC}=$ Min, $I_{\rm I}=-$ 18 mA				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.7	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.35	0.5	٧
		$I_{OL}=4$ mA, $V_{CC}=Min$			0.25	0.4	
I _I	Input Current @ Max	V _{CC} = Max	Reset			0.1	
Input Voltage	Input Voltage	$V_I = 7V$	Α			0.2	mA
			В			0.2	
I _{IH}	High Level Input	V _{CC} = Max	Reset			20	
Current	Current	$V_{l} = 2.7V$	Α			40	μΑ
			В			40	
I _{IL} Low Level Input		V _{CC} = Max	Reset			-0.4	
Current	Current	$V_I = 0.4V$	Α			-2.4	mA
			В			-1.6	
los	Short Circuit Output Current	V _{CC} = Max (Note 4)		-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 5)			9	15	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

		From (Input)	$\mathbf{R_L} = 2 \mathbf{k} \Omega$				
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L =	C _L = 50 pF	
			Min	Max	Min	Max	
t _{MAX}	Maximum Clock	A to Q _A	32		20		MHz
	Frequency	B to Q _B	16		10		1 1011 12
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _A		16		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _A		18		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _D		70		87	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _D		70		93	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _B		16		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _B		21	4	35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _C		32	4年	48	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _C	40 4	3 5	CI	53	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _D	132	51		71	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _D		51		71	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-0 to Any Q		40		53	ns

Note 1: $C_L = 15 \text{ pF}$, $R_L = 2 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$.

Note 2: $C_L = 50 \text{ pF}$, $R_L = 2 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$.

Note 3: All typicals are at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: I_{CC} is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Function Tables

Count Sequence (See Note C)

Count		Outputs						
Journ	Q_D	Q_{C}	Q_{B}	Q_{A}				
0	L	L	L	L				
1	L	L	L	Н				
2	L	L	Н	L				
3	L	L	Н	Н				
4	L	Н	L	L				
5	L	Н	L	Н				
6	L	Н	Н	L				
7	L	Н	Н	Н				
8	Н	L	L	L				
9	Н	L	L	Н				
10	Н	L	Н	L				
11	Н	L	Н	Н				
12	Н	Н	L	L				
13	Н	Н	L	Н				
14	Н	Н	Н	L				
15	н	Н	Н	Н				


Reset/Count Truth Table

Reset	Inputs	Outputs				
R0(1)	R0(2)	Q_D	Q_{C}	Q_{B}	Q_{A}	
Н	Н	L	L	L	L	
L	Χ	COUNT				
X	L	COUNT				

H = High Level, L = Low Level, X = Don't Care.


Note C: Output Q_A is connected to input B.

Logic Diagram



TL/F/6423-2

Note: The J and K inputs shown without connection are for reference only and are functionally at a high level.



Physical Dimensions inches (millimeters) (Continued) $\frac{0.740 - 0.770}{(18.80 - 19.56)}$ 14 13 12 14 13 12 11 10 9 8 $\frac{0.250 \pm 0.010}{(6.350 \pm 0.254)}$ PIN NO. 1 1 2 3 4 5 6 7 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 0.300 - 0.320 (7.620 - 8.128) 0.065 (1.651) $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ $\frac{0.060}{(1.524)}$ TYP * 0.008 - 0.016 (0.203 - 0.406) TYP 0.125 - 0.150 (3.175 - 3.810) 0.280 (7.112) MIN $\frac{0.014-0.023}{(0.356-0.584)}\,\mathrm{TYP}$ 0.100 ± 0.010 (2.540 ± 0.254) TYP $0.325 { +0.040 \atop -0.015 \atop -0.015 \atop (8.255 { +1.016 \atop -0.381})}$ -0.050 ± 0.010 (1.270 - 0.254) TYP 14-Lead Molded Dual-In-Line Package (N) Order Number DM74LS293N NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Europe Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-532 43 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd. Tel: 81-043-299-2309