

54LS83A/DM54LS83A/DM74LS83A 4-Bit Binary Adders with Fast Carry

General Description


These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Features

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times
 Two 8-bit words 25 ns
 Two 16-bit words 45 ns
- Typical power dissipation per 4-bit adder 95 mW
- Alternate Military/Aerospace device (54LS83A) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



TL/F/6378-1

Order Number 54LS83ADMQB, 54LS83AFMQB, DM54LS83AJ, DM54LS83AW, DM74LS83AWM or DM74LS83AN See NS Package Number J16A, M16B, N16E or W16A

Absolute Maximum Ratings (Note)

if Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V Operating Free Air Temperature Range

DM54LS and 54LS

-55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS83A			DM74LS83A			11-14-
		Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2		***	2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	
loн	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4		-	8	mA
TA	Free Air Operating Temperature	-55		125	0	- /**	70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
Voн	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4	V
		V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lį	Input Current @ Max Input Voltage	V _{CC} = Max V _I = 7V	A or B		-	0.2	mA
			CO			0.1	
lн	High Level Input Current	$V_{CC} = Max$ $V_{I} = 2.7V$	A or B			40	μΑ
			C0			20	
l _{IL}	Low Level Input Current	V _{CC} = Max	A or B		-	-0.8	mA
		V _I = 0.4V	C0		, ,	-0.4	
los	Short Circuit Output Current	V _{CC} = Max	DM54	-20		-100	
		(Note 2) DM74		-20		- 100	mA
lcc ₁	Supply Current	V _{CC} = Max (Note 3)		19	34	mA	
I _{CC2}	Supply Current	V _{CC} = Max (Note 4)		22	39	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC1} is measured with all outputs open, all B inputs low and all other inputs at 4.5V, or all inputs at 4.5V.

Note 4: I_{CC2} is measured with all outputs open and all inputs grounded.

$\textbf{Switching Characteristics} \text{ at } V_{CC} = 5V \text{ and } T_A = 25^{\circ}C \text{ (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter						
		From (Input) To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to Σ1 or Σ2		24		28	ns
^t PHL	Propagation Delay Time High to Low Level Output	C0 to Σ1 or Σ2		24		30	ns
^t PLH	Propagation Delay Time Low to High Level Output	C0 to Σ3		24		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ3		24		30	ns
[†] PLH	Propagation Delay Time Low to High Level Output	C0 to Σ4		24		28	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to Σ4		24		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A _i , B _i to Σ _i		24		28	ns
[†] PHL	Propagation Delay Time High to Low Level Output	Α _i , Β _i to Σ _i		24		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	C0 to C4	水花"	17		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	C0 to C4	_OY	17		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A _i , B _i to C4		17		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A _i , B _i to C4		17		26	ns

Truth Table

				Outputs						
Inputs				When C0 = L			When CO = H			
<u></u>			When C2 = L			When C2 = H				
A1 A2	B1	A2	B2	Σ1	Σ2	C2	Σ1	Σ2	C2	
A3	B3	A4	B4	Σ3	Σ4	C4	Σ3	Σ4	C4	
L	L	L	L	L	L	L	н	L	L	
Н	L	L	L	н	L	L	L	н	L	
L	н	L	L	н	L	L	L	н	L .	
Н	н	L	L	L	н	L	н	Н	L	
L	L	н	L	L	н	L	н	н	L	
Н	L	н	L	н	н	L	L	L	н	
L	н	н	L	н	н	L	L	L	H	
н	Н	н	Ł	L	L	Н	н	L	н	
L	l L	L	H	L	н	L	н	н	L	
н	l L	L	н	н	н	L	L	L	н	
L	Н	L	ļ н) н	н	L	L	L	н	
Н	н	L) н	L	L	н	н	L	н	
L	L	н	н	L L	L	н	Н	L	н	
Н	L	Н	ј н	н	L	н	L	н	Н	
L	н	H	н	н	L	н	L	н	Н	
Н	н	Н	Н	L	Н	Н	Н	Н	Н	

H = High Level, L = Low Level

TL/F/6378-3

Note: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs $\Sigma 1$ and $\Sigma 2$ and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs $\Sigma 3$, $\Sigma 4$, and C4.

Logic Diagram

