

Data sheet acquired from Harris Semiconductor SCHS251D

CD54/74AC283, CD54/74ACT283

August 1998 - Revised May 2000

Features

- Buffered Inputs
- Exceeds 2kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Speed of Bipolar FAST™/AS/S with Significantly Reduced Power Consumption
- Balanced Propagation Delays
- AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply

CD54AC283, CD54ACT283

(CERDIP) CD74AC283, CD74ACT283

(PDIP, SOIC) TOP VIEW

16 V_{CC}

15

14 A2

13 S2

12 A3

11 B3

10 S3

9 COUT

B2

- ±24mA Output Drive Current
 - Fanout to 15 FAST™ ICs
 - Drives 50 Ω Transmission Lines

4-Bit Binary Fill Adder With Fast Carry

Description

The 'AC283 and 'ACT283 4-bit binary adders with fast carry that utilize Advanced CMOS Logic technology. These devices add two 4-bit binary numbers and generate a carry-out bit if the sum exceeds 15.

Because of the symmetry of the add function, this device can be used with either all active-HIGH operands (positive logic) or with all active-LOW operands (negative logic). When using positive logic, the carry-in input must be tied LOW if there is no carry-in.


Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE
CD54AC283F3A	-55 to 125	16 Ld CERDIP
CD74AC283E	0 to 70 ^o C, -40 to 85, -55 to 125	16 Ld PDIP
CD74AC283M	0 to 70 ^o C, -40 to 85, -55 to 125	16 Ld SOIC
CD54ACT283F3A	-55 to 125	16 Ld CERDIP
CD74ACT283E	0 to 70 ^o C, -40 to 85, -55 to 125	16 Ld PDIP
CD74ACT283M	0 to 70 ^o C, -40 to 85, -55 to 125	16 Ld SOIC

NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.

Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

FAST[™] is a Trademark of Fairchild Semiconductor.

S1 1

B1 2

A1 3

S0 4

A0 5

B0 6

CIN 7

GND 8

Copyright © 2000, Texas Instruments Incorporated

Pinout

CD54/74AC283, CD54/74ACT283

Absolute Maximum Ratings

DC Supply Voltage, V _{CC}	/
	•
For $V_{I} < -0.5V$ or $V_{I} > V_{CC} + 0.5V$ ±20m/	1
DC Output Diode Current, I _{OK}	
For $V_{O} < -0.5V$ or $V_{O} > V_{CC} + 0.5V$ ±50m/	4
DC Output Source or Sink Current per Output Pin, IO	
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$ ±50m/	4
DC V _{CC} or Ground Current, $I_{CC or} I_{GND}$ (Note 3) ±100m/	٢

Operating Conditions

Temperature Range, T _A 55 ^o C to 125 ^o C Supply Voltage Range, V _{CC} (Note 4)
AC Types1.5V to 5.5V
ACT Types
DC Input or Output Voltage, VI, VO 0V to VCC
Input Rise and Fall Slew Rate, dt/dv
AC Types, 1.5V to 3V 50ns (Max)
AC Types, 3.6V to 5.5V 20ns (Max)
ACT Types, 4.5V to 5.5V 10ns (Max)

Thermal Information

Thermal Impedance (Typical, Note 5)	θ _{JA} (^o C/W)
PDIP Package	67 ⁰ C/W
SOIC Package	
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range6	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300 ⁰ C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

of the device at these or any other	conditions abov	e those indica	ted in the opera	ational sec	tions of th	is specific	ation is no	ot implied.		0	,
NOTES:						. 3	10				
NOTES: 3. For up to 4 outputs per de 4. Unless otherwise specifie 5. The package thermal imp DC Electrical Specifica	evice, add ±25 d, all voltages edance is calo ations	mA for each are referenc culated in acc	additional ou ed to ground. cordance with	tput. JESD 5 ⁻	3落	n-1	cn				
			ST	Vcc		°C		С ТО °С		С ТО 5°С	
PARAMETER	SYMBOL	V ₁ (V)	l _O (mA)	(V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
AC TYPES											
High Level Input Voltage	VIH	-	-	1.5	1.2	-	1.2	-	1.2	-	V
				3	2.1	-	2.1	-	2.1	-	V
				5.5	3.85	-	3.85	-	3.85	-	V
Low Level Input Voltage	VIL	-	-	1.5	-	0.3	-	0.3	-	0.3	V
				3	-	0.9	-	0.9	-	0.9	V
				5.5	-	1.65	-	1.65	-	1.65	V
High Level Output Voltage	V _{OH}	$V_{\text{IH}} \text{ or } V_{\text{IL}}$	-0.05	1.5	1.4	-	1.4	-	1.4	-	V
			-0.05	3	2.9	-	2.9	-	2.9	-	V
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V
			-4	3	2.58	-	2.48	-	2.4	-	V
			-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	V
			-50 (Note 6, 7)	5.5	-	-	-	-	3.85	-	V

DC Electrical Specifications

		TEST CONDITIONS		Vcc	25°C		-40 ^o C TO 85 ^o C		-55°C TO 125°C			
PARAMETER	SYMBOL	V _I (V) I _O (mA)		(V)	MIN MAX		MIN MAX		MIN MAX		UNITS	
Low Level Output Voltage	V _{OL}	V _{IH} or V _{IL}	0.05	1.5	-	0.1	-	0.1	-	0.1	V	
			0.05	3	-	0.1	-	0.1	-	0.1	V	
			0.05	4.5	-	0.1	-	0.1	-	0.1	V	
			12	3	-	0.36	-	0.44	-	0.5	V	
			24	4.5	-	0.36	-	0.44	-	0.5	V	
			75 (Note 6, 7)	5.5	-	-	-	1.65	-	-	V	
			50 (Note 6, 7)	5.5	-	-	-	-	-	1.65	V	
Input Leakage Current	lı	V _{CC} or GND	-	5.5	-	±0.1	-	±1	-	±1	μA	
Quiescent Supply Current MSI	Icc	V _{CC} or GND	0	5.5	-	8	-	80	-	160	μA	
ACT TYPES		•								-		
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	. A	2	-	2	-	V	
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	、礼	0.8	11-	0.8	-	0.8	V	
High Level Output Voltage	V _{OH}	V _{IH} or V _{IL}	-0.05	4.5	4.4	.	4.4	-	4.4	-	V	
			-24	4.5	3.94	-	3.8	-	3.7	-	V	
			-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	V	
			-50 (Note 6, 7)	5.5	-	-	-	-	3.85	-	V	
Low Level Output Voltage	VOL	V _{IH} or V _{IL}	0.05	4.5	-	0.1	-	0.1	-	0.1	V	
			24	4.5	-	0.36	-	0.44	-	0.5	V	
			75 (Note 6, 7)	5.5	-	-	-	1.65	-	-	V	
			50 (Note 6, 7)	5.5	-	-	-	-	-	1.65	V	
Input Leakage Current	lı	V _{CC} or GND	-	5.5	-	±0.1	-	±1	-	±1	μA	
Quiescent Supply Current MSI	Icc	V _{CC} or GND	0	5.5	-	8	-	80	-	160	μA	
Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load	ΔI _{CC}	V _{CC} -2.1	-	4.5 to 5.5	-	2.4	-	2.8	-	3	mA	

NOTES:

6. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

7. Test verifies a minimum 50 Ω transmission-line-drive capability at 85°C, 75 Ω at 125°C.

ACT Input Load Table

INPUT	UNIT LOAD
A0, B0, A2, B2	1.66
A1, B1	1.9
A3, B3	1.4
C _{IN}	1.1

NOTE: Unit load is ΔI_{CC} limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25°C.

CD54/74AC283, CD54/74ACT283

			-40 ⁰	'С ТО 85 ⁰ (C	-55	°C TO 12	5°C	
PARAMETER	SYMBOL	V _{CC} (V)	MIN	ТҮР	MAX	MIN	TYP	MAX	
AC TYPES		•							•
Propagation Delay,	t _{PLH} , t _{PHL}	1.5	-	-	199	-	-	219	ns
An or Bn to C _{OUT} C _{IN} to Sn C _{IN} to C _{OUT}		3.3 (Note 9)	6.3	-	22.4	6.2	-	24.6	ns
		5 (Note 10)	4.5	-	16	4.4	-	17.6	ns
Propagation Delay,	t _{PLH} , t _{PHL}	1.5	-	-	207	-	-	228	ns
An or Bn to Sn		3.3	6.6	-	23.2	6.4	-	25.5	ns
		5	4.7	-	16.5	4.6	-	18.2	ns
Input Capacitance	Cl	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C _{PD} (Note 11)	-	-	120	-	-	120	-	pF
ACT TYPES					a				
Propagation Delay, An or Bn to C _{OUT} C _{IN} to Sn C _{IN} to C _{OUT}	tplh, tpHL	5 (Note 10)	4.5	为礼	16	2.7	-	17.6	ns
Propagation Delay, An or Bn to Sn	t _{PLH} , t _{PHL}	5	4.7	cO	16.5	3.3	-	18.2	ns
Input Capacitance	CI			-	10	-	-	10	pF
Power Dissipation Capacitance	C _{PD} (Note 11)			120	-	-	120	-	pF
 8. Limits tested 100%. 9. 3.3V Min is at 3.6V, Max is at 0. 5V Min is at 5.5V, Max is at 4. 	.5V. dvnamic power	consumption p here f _i = input INPUT LEVE 90% Vs 10% GND	frequency, C :L 6	L = output			L (NOTE) 500Ω	ly voltage	
8. Limits tested 100%. 9. 3.3V Min is at 3.6V, Max is at 4. 1. C _{PD} is used to determine the AC: P _D = $V_{CC}^2 f_i (C_{PD} + C_L)$ ACT: P _D = $V_{CC}^2 f_i (C_{PD} + C_L)$ $t_r \le 3ns$.5V. dynamic power _) + V _{CC} ΔI _{CC} w	here f _i = input INPUT LEVE 90% Vs 10%	frequency, C :L %	L = output			S_L (NOTE) 500Ω S_L = S_D = S_C = 1.5V	. ′, R _L = 1ks	2.
8. Limits tested 100%. 9. 3.3V Min is at 3.6V, Max is at 4. 1. C _{PD} is used to determine the AC: P _D = $V_{CC}^2 f_i (C_{PD} + C_L)$ ACT: P _D = $V_{CC}^2 f_i (C_{PD} + C_L)$ $t_r \le 3ns$.5V. dynamic power _) + V _{CC} ΔI _{CC} w	here f _i = input INPUT LEVE 90% Vs 10%	frequency, C EL 6 NOTE	E: For AC S			CC = 1.5V	. , R _L = 1ks	2. ACT
8. Limits tested 100%. 9. 3.3V Min is at 3.6V, Max is at 4. 1. C _{PD} is used to determine the AC: P _D = $V_{CC}^2 f_i (C_{PD} + C_L)$ ACT: P _D = $V_{CC}^2 f_i (C_{PD} + C_L)$ t _r ≤ 3ns	.5V. dynamic power _) + V _{CC} ΔI _{CC} w	here f _i = input INPUT LEVE 90% Vs 10% GND	frequency, C 6 NOTE	E: For AC S	DUT OUTH LOA	output	SL (NOTE) 500Ω SL = 00pF /CC = 1.5V	= (, R _L = 1ks A C	2. ACT 3V
t _r ≤ 3ns	.5V. dynamic power _) + V _{CC} ΔI _{CC} w	here f _i = input INPUT LEVE 90% Vs 10% GND	frequency, C L 6 NOTE	E: For AC S	DUT OUT LOA Series Onl	output	C_{L} (NOTE) 500 Ω C_{L} =	. , R _L = 1ks	2. ACT

FIGURE 1. PROPAGATION DELAY TIMES





PACKAGE OPTION ADDENDUM

24-Oct-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD54AC283F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54ACT283F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD74AC283E	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC283EE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC283M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC283M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC283M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC283ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT283E	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74ACT283EE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74ACT283M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT283M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT283M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT283ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD**: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take



PACKAGE OPTION ADDENDUM

24-Oct-2006

reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE

PINS ** 14 16 18 20 DIM 0.300 0.300 0.300 0.300 В А (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 8 14 0.785 1.060 .840 0.960 B MAX (19,94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7,62) (7, 62)(7, 87)C MIN 7 0.245 0.245 0.220 0.245 0.065 (1,65) 0.045 (1,14) (6, 22)(6, 22)(5, 59)(6, 22)0.060 (1,52) - 0.005 (0,13) MIN Α -0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0°-15° 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03


NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.

- \triangle Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



All linear dimensions are in inches (millimeters). NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- 🖄 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side. E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications

Products

		rependanente	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated

Wireless

www.ti.com/wireless