Am9111 Family

256 x 4 Static RAM

DISTINCTIVE CHARACTERISTICS

- Low operating power dissipation
 125 mW typ.; 290 mW maximum standard power
 100 mW typ.; 175 mW maximum low power
- DC standby mode reduces power up to 84%
- High noise immunity full 400 mV

- Uniform switching characteristics access times insensitive to supply variations, addressing patterns and data patterns
- Output disable control
- Zero address setup and hold times for simplified timing

GENERAL DESCRIPTION

The Am9111/Am91L11 series of devices are high-performance, low-power, 1024-bit, Static, Read/Write Random Access Memories. They offer a wide range of access times including versions as fast as 200 ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory depth. The input data and output data signals are bussed together to share common I/O pins. This feature not only decreases the package size, but also helps eliminate external logic in bus-oriented memory systems


These memories may be operated in a DC standby mode for reductions of as much as 84% of the normal power dissipation. Data can be retained with a power supply as

low as 1.5 volts. The low power Am91L11 series offer reduced power dissipation during normal operating conditions and even lower dissipation in the standby mode.


The Chip Enable input control signals act as high order address lines and they control the write amplifier and the output buffers. The Output Disable signal provides independent control over the output state of enabled chips.

These devices are fully static and no refresh operations, sense amplifiers or clocks are required. Input and output signal levels are identical to TTL specifications, providing simplified interfacing and high noise immunity. The outputs will drive two full TTL loads for increased fan-out and better bus interfacing capability.


Issue Date: May 1986



CONNECTION DIAGRAM Top View



METALLIZATION AND PAD LAYOUT




Die Size: 0.132" x 0.131"

ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid Combinations					
AM9111A					
AM9111B					
AM9111C					
/ AM9111D	PC, DC				
AM91L11A					
AM91L11B					
AM91L11C					

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid Combinations					
AM9111A					
AM9111B					
AM9111C					
AM91L11A	/BVA				
AM91L11B					
AM91L11C					

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

ORDERING INFORMATION

Commodity Products

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Temperature Range**

- B. Package Type
- C. Device Number
- D. Speed Option



Valid Combinations

PIN DESCRIPTION

A₀ - A₇ Addresses (Input)

The 8-bit field presented at the address inputs selects one of the 256 memory locations to be read from — or written into — via the Data Input/Output lines.

I/O₁-I/O₄ Data Input/Output Lines (Input/Output)
If WE is LOW, the data represented on the Data I/O lines can be written into the selected memory location. If WE is HIGH, the Data I/O lines represent the data read from the selected memory location.

CE1, CE2 Chip Enable Signals (Input)

Read and Write cycles can be executed only when both CE1 and CE2 are LOW.

WE Write Enable (Input, Active LOW)

Data is written into the memory if $\overline{\text{WE}}$ is LOW and read from the memory if $\overline{\text{WE}}$ is HIGH.

OD Output Disable (Input)

Read cycles can be executed only when OD is LOW.

FUNCTIONAL DESCRIPTION

Applications

These memory products provide all of the advantages of AMD's other static N-channel memory circuits: +5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low-power versions available, high speed, high output drive, etc. In addition, the Am9111 series features a 256 x 4 organization with common pins used for both Data In and Data Out signals.

This bussed I/O approach cuts down the package pin count allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirec-

tional data bus. The Am9111 memories can connect directly to such a processor since the common I/O pins act as a bidirectional data bus.

The Output Disable control signal is provided to prevent signal contention for the bus lines, and to simplify tri-state bus control in the external circuitry. If the chip is enabled and the output is enabled and the memory is in the Read state, then the output buffers will be impressing data on the bus lines. At that point, if the external system tries to drive the bus with data, in preparation for a write operation, there will be conflict for domination of the bus lines. The Output Disable signal allows the user direct control over the output buffers, independent of the state of the memory. Although there are alternative ways to resolve the conflict, normally Output Disable will be held HIGH during a write operation.



ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature65 t	to +150°C
Ambient Temperature with	
Power Applied –55 t	to +125°C
Supply Voltage0.5 V	to +7.0 V
DC Voltage Applied to Outputs0.5 V	to +7.0 V
DC Layout Voltage0.5 V	to +7.0 V
Power Description	1.0 W
DC Output Current	20 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 2)

Commercial (C) Devices	
Temperature	0 to +70°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices*	
Temperature	55 to +125°C
Supply Voltage	+ 4.5 V to + 5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military product 100% tested at T_C = +25°C, +125°C, and -55°C.

DC CHARACTERISTICS over operating range unless otherwise specified*

Parameter	Parameter)111/)1L11	Ama	2111	
Symbol	Description	Te	est Condition	8	Min.	Max.	Min.	Min. Max.	
Vou	Output HIGH Voltage	V _{CC} = Min.	I _{OH} = -200 μA		2.4				V
Voн	Output High Voltage	ACC - MILL	$I_{OH} = -150 \ \mu$				2.2		,
Vol	Output LOW Voltage	V _{CC} = Min.	I _{OL} = 3.2 mA			0.4			V
VOL	Output LOVV Voltage	$v_{CC} = Min.$ $t_{OL} = 2.0 \text{ mA}$						0.45	
ViH	input HiGH Voltage				2.0	Vcc	2.0	Vcc	٧
V _{IL}	Input LOW Voltage				-0.5	0.8	-0.5	0.65	V
lu	Input Load Current	V _{CC} = Max., 0 ≤ V _{IN}	ı ≤ V _{CC}			10		10	μΑ
			Vo = Voo	C devices		5.0		15	
[†] LO	Output Leakage Current	V CE = V _{IH}	$V_{O} = V_{CC}$	M devices		10			μΑ
			V _O = 0.4 V	3,34		-10		-50	
	Power Supply Center	Data Out Open V _{CC} = Max. V _{IN} = V _{CC}	T _A = 25°C (Note 3) T _A = 0°C (C devices only)	Am9111A/B	la .	50			
				Am9111		55			mA
				Am9111		31			
				Am91L11C/D/E		34			
				Am2111				60	
				Am9111		55			
				Am9111		60			
I _{CC1}				Am91L11A/B		33			
•				Am91L11C/D/E		36			
				Am2111				70	
				Am9111A/B		60			
			T _A = -55°C (M devices only)	Am9111C/D/E		65			
				Am9111		37			
				Am9111		40			
		Am2		Am2111					
C _{IN}	Input Capacitance	TA = 25°C, f = 1 M	Hz, V _{IN} = 0 V (N	ote 3)		9		9	
C ₀	Output Capacitance	TA = 25°C, f = 1 MH				12		15	pF

Notes: 1. Absolute maximum ratings are intended for user guidelines and are not tested.

2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.

5. Both CE1 and CE2 must be true to enable the chip.

Guaranteed by characterization data. Data will be updated upon any process or design change which affects this parameter.
 Test conditions assume signal transition times of 10 ns or less. Output load equals 1 TTL gate + 100 pF. Input signal timing reference level = 1.5 V, with input pulse levels of 0 to 3.0 V. Data output timing reference levels = 0.8 and 2.0 V.

^{*}See the last page of this spec for Group A Subgroup Testing information.

ns

STANDBY OPERATING CONDITIONS over temperature range unless otherwise specified **Parameter Parameter Symbol** Description **Test Conditions** Min. Units Тур. Max. V_{PD} V_{CC} in Standby Mode 1.5 Am91L11 11 25 V_{PD} = 1.5 V Am9111 $T_A = 0$ °C 13 31 mΑ All Inputs = VPD Am91L11 13 31 $V_{PD} = 2.0 \text{ V}$ Am9111 17 41 IPD I_{CC} in Standby Mode Am91L11 28 11 $V_{PD} = 1.5 \text{ V}$ T_A = -55°C All Inputs = V_{PD} Am9111 13 34 mΑ Am91L11 13 34 $V_{PD} = 2.0 \text{ V}$ Am9111 17 46 dv/dt Rate of Change of V_{CC} 1.0 V/µs Standby Recovery Time tκ

Power-Down Standby Operation

Chip Deselect Time

CE Bias in Standby

t_{CP}

VCES

The Am9111/Am91L11 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering V_{CC} to around 1.5-2.0 volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated

backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.


^tRC

0

 V_{PD}

To ensure that the output of the device is in a high-impedance OFF state during standby, the chip select should be held at VIH or VCES during the entire standby cycle.






SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 4)*

	Parameter	Parameter	Am	2111	Am2	111-2	Am2	111-1	
No.			Min.	Max.	Min.	Max.	Min.	Max.	Units
1	tRC	Read Cycle Time	1000		650		500		ns
2	tA	Access Time	1	1000		650		500	ns
3	tco	Chip Enable to Output ON Delay (Note 5)		800		400		350	ns
4	top	Output Disable to Output ON Delay	1	700		350		300	ns
5	tон	Previous Read Data Valid with Respect to Address Change	0		0	1	0		ns
6	t _{DF1}	Output Disable to Output OFF Delay (Note 3)	0	200	0	150	0	150	ns
7	t _{DF2}	Chip Enable to Output OFF Delay (Note 3)	0	200	0	150	0	150	ns
8	twc	Write Cycle Time	1000		650		500		ns
9	taw	Address Set-up Time	150		150	-	100		ns
10	twp	Write Pulse Width	750		400		300		ns
11	tcw	Chip Enable Set-up Time (Note 1)	900		550		400		ns
12	twn	Address Hold Time	50		50		50		ns
13	t _{DW}	Input Data Set-up Time	700		400		280		ns
14	t _{DH}	Input Data Hold Time	100		100		100		ns

	Parameter	Parameter		111A 1L11A	1	111B 1L11B	-	111C 1L11C	Am9	111D	
No.	Symbol	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
. 1	tRC	Read Cycle Time	500		400		300		250		ns
2	t _A	Access Time		500		400		300		250	ns
3	tco	Chip Enable to Output ON Delay (Note 5)	***	200		175		150		125	ns
4	top	Output Disable to Output ON Delay		175		150	_	125		100	ns
5	tон	Previous Read Data Valid with Respect to Address Change	40	-	40	/D	40		30		ns
6	t _{DF1}	Output Disable to Output OFF Delay	5.0	125	5.0	100	5.0	100	5.0	75	ns
7	t _{DF2}	Chip Enable to Output OFF Delay	10	150	10	125	10	125	10	100	ns
8	twc	Write Cycle Time	500		400		300		250		ns
9	taw	Address Set-up Time	20	7	20		20	<u> </u>	20		ns
10	twp	Write Pulse Width	225		200		175		150		ns
11	tcw	Chip Enable Set-up Time (Note 5)	175		150		125		100		ns
12	twn	Address Hold Time	0		0		0		0		ns
13	t _{DW}	Input Data Set-up Time	150		125		100		85		ns
14	t _{DH}	Input Data Hold Time	15		15		15		15		ns

See notes following DC Characteristics table.

^{*}See the last page of this spec for Group A Subgroup Testing information.



WF000591



GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
Voн	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
VIL	1, 2, 3
IL _I	1, 2, 3
lLO	1, 2, 3
lcc1	1, 2, 3
V _{PD}	1, 2, 3
I _{PD}	1, 2, 3

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups			
1	t _{RC}	7, 8, 9, 10, 11			
2	tA	7, 8, 9, 10, 11			
3	tco	7, 8, 9, 10, 11			
4	top	7, 8, 9, 10, 11			
5	tон	7, 8, 9, 10, 11			
8	twc	7, 8, 9, 10, 11			
9	t _{AW}	7, 8, 9, 10, 11			
. 10	twp	7, 8, 9, 10, 11			
11	tcw	7, 8, 9, 10, 11			
12	twn	7, 8, 9, 10, 11			
13	t _{DW}	7, 8, 9, 10, 11			
14	t _{DH}	7, 8, 9, 10, 11			



MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.