

Data sheet acquired from Harris Semiconductor SCHS102C – Revised October 2003

10-Line to 4-Line BCD Priority Encoder

High-Voltage Types (20-Volt Rating)

The CD40147B CMOS encoder features priority encoding of the inputs to ensure that only the highest-order data line is encoded. Ten data input lines (0-9) are encoded to four-line (8, 4, 2, 1) BCD. The highest priority line is line 9. All four output lines are logic 1 (V_{SS}) when all input lines are logic 0. All inputs and outputs are buffered, and each output can drive one TTL low-power Schottky load. The CD40147B is functionally similar to the TTL54/74147 if pin 15 is tied low.

The CD40147B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD40147B Types

Features:

- Encodes 10-line to 4-line BCD
- Active low inputs and outputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' ' Series CMOS Devices"
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature

range) =


1 V at V_{DD} = 5 V

2 V at V_{DD} = 10 V

2.5 V at V_{DD} = 15 V

Applications:

- Keyboard encoding
- 10-line to BCD encoding
- Range selection



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following range:

	FUNCTIONAL GATING	operation is always within the following range:													
o*(5)	, 0	CHARACTERISTIC						LIM	Τ.,	UNITS					
0 /	-	L		26	23	- L					Vlin.	Max	٦ ٥	14113	
·*••••••••••••••••••••••••••••••••••••							T _A =	Full F	Packag	je	3	18		v	
2*12-2	15 4 4 1	 LT	emper	ature	Rang	e)					3	10	1	٧	
3*3 3	3 2 4 1					TRUT	H TA	BLE	(Nega	tive	Logic)				
*0						INP	JTS						OUT	TPUTS	;
	-	0	1	2	3	4	5	6	7	8	9	D	Ç	В	
**@————	5 6 7	0	0	0	0	0	0	0	0	0	0	1	1	1	Γ
*~ ~ ~	8-7	4	١.	١.	ا م	ا م	١.,				ا م	_	_		1

0	1	2	3	4	5	6	7	8	9	D	С	В	Α	
0	0	0	0	0	0	0	0	0	0	1	1	1	1	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	ĺ
X	1	0	0	0	0	0	0	0	0	0	0	0	1	
Х	Х	1	0	0	0	0	0	0	0	0	0	1	0	
Х	X	X	1	0	0	0	0	0	0	0	0	1	1	
Х	Х	Х	Х	1	0	0	0	0	0	0	1	0	0	
Х	Х	Х	Х	Х	1	0	0	0	0	0	1	0	1	
Х	X	×	X	Х	X	1	0	0	0	0	1	1	0	
Х	Х	Х	Х	Х	Х	Х	1	0	0	0	1	1	1	
Х	Х	Х	Х	X	Х	X	Х	1	0	1	0	0	0	
Х	Х	Х	Х	Х	Х	Х	Х	Х	1	1	0	0	1	
	0 1 X X X X X X	0 0 1 0 X X X X X X X X X X X X X X X X	0 0 0 0 1 0 0 X 1 0 X X 1 X X X X X X X	0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 1 0 0 0 0 0 0 X 1 0 0 0 0 0 X X 1 0 0 0 0 X X X 1 0 0 0 X X X X 1 0 0 X X X X X 1 0 X X X X X X X X X X X X X X X X X X X X X	0 0	0 0	0 0	0 0 0 0 0 0 0 0 0 0 0 1 1 0	0 0 0 0 0 0 0 0 0 0 0 1 1 1 0	0 0 0 0 0 0 0 0 0 0 1	0 0 0 0 0 0 0 0 0 0 1 0

* INPUTS PROTECTED BY

Fig. 1 - CD40147B logic diagram.

0 = High Level

1 = Low Level

X = Don't Care




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics.




Fig. 4 — Typical output high (source) current characteristics.

Copyright © 2003, Texas Instruments Incorporated

CD40147B Types

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)550C to +1250C
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDĚRING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max




Fig. 5 – Minimum output high (source) current characteristics:

STATIC ELECTRICAL CHARACTERISTICS

CHARAC-	CONDITIONS LIMITS AT INDICATED TEMPERATURES (°C)									(°C)	UN
TERISTIC	V ₀ (V)	V _{IN} (V)	V _{DO} (V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.	S
Quiescent		0,5	5	5	5	150	150	_	0.04	5	0
Device		0,10	10	10	10	300	300	7-	0.04	10	
Current, IDD		0,15	15	20	20	600	600	//-/	0.04	20	μΑ
Max.	_	0,20	20	100	100	3000	3000	_	0.08	100	1
Output Low	. 0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	. 1	_	
(Sink) Current	0.5	0,10	10	1.6	1.5.	1.1	.0.9	1.3	2.6	_	1
I _{o⊾} Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	1
Output	4.6	0,5	5	-0.64	-0 .61	-0.42	-0.36	-0.51	-1	_	mA
(Source) v.	2.5	0,5	. 5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	1
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		1
I _{он} Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8]
Output Voltage:		0,5	5		0.	05	_	0	0.05	- 2	
Low-Level,		0,10	10		0.	05		0	0.05		
V _{OL} Max.	_	0,15	15		0.0	05		_	0	0.05	Ĵ
Output Voltage:		0,5	5		4.	95	4.95	5	_	1	
High-Level,	_	0,10	10		9.	95		9.95	10	_	
V _{OH} Min.		0,15	15		14.	.95	14.95	15	_		
Input Low	0.5,4.5		5		1.	.5	-	_	1.5	7	
Voltage,	1,9	_	10		3					3	
V _{IL} Max.	1.5,13.5	_	15		-	1	_	_	4	·	
Input High	0.5,4.5	_	5		3.	.5		3.5	_	_	. , v
Voltage,	1,9	_	10		7	7	7		_		
V _{IH} Min.	1.5,13.5	_	15		1	1	11	_	_		
Input Current I _{IN} Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μA




Fig. 6 — Typical transition time as a function of load capacitance.




Fig. 7 — Propagation delay time as a function of load capacitance.




Fig. 8 — Typical dynamic power dissipation as a function of input frequency.

CD40147B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

CHARACTERISTIC	TEST CONDITIONS		LIM ALL	UNITS	
		V _{DD} (V)	Тур.	Max.	
Propagation Delay Time,		5	450	900	
tPLH, tPHL		10	200	400	ns
In-Phase Output	Any input to any	15	150	300	
Out-of-Phase Output	output	5 10	425 175	850 350	ns
	4 - L	15	125	250	
		5	100	200	
Transition Time, t _{THL} , t _{TLH}		10	50	100	ns
		15	40	80	
Input Capacitance, C ₁	Any Input		5	7.5	pF




Fig. 9 — Dynamic power dissipation test circuit.




Fig. 10 — Quiescent device current test circuit.




Fig. 11 — Input voltage test circuit.






Fig. 12 - Input current test circuit.





9203-30957

CD40147B TERMINAL ASSIGNMENT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

Dimensions and pad layout for CD40147BH





www.ti.com 9-Aug-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD40147BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD40147BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD40147BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40147BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40147BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40147BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40147BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40147BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40147BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40147BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40147BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40147BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40147BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40147BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on



PACKAGE OPTION ADDENDUM

9-Aug-2005

incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated