

October 1987 Revised January 1999

# CD4015BC Dual 4-Bit Static Shift Register

#### **General Description**

The CD4015BC contains two identical, 4-stage, serial-input/parallel-output registers with independent "Data", "Clock," and "Reset" inputs. The logic level present at the input of each stage is transferred to the output of that stage at each positive-going clock transition. A logic high on the "Reset" input resets all four stages covered by that input. All inputs are protected from static discharge by a series resistor and diode clamps to  $V_{\rm DD}$  and  $V_{\rm SS}$ .

#### **Features**

Wide supply voltage range: 3.0V to 18V
 High noise immunity: 0.45 V<sub>DD</sub> (typ.)
 Low power TTL: Fan out of 2 driving 74L compatibility: or 1 driving 74LS

lacktriangle Medium speed operation: 8 MHz (typ.) clock rate

■ Fully static design:  $@V_{DD} - V_{SS} = 10V$ 

#### **Applications**


- Serial-input/parallel-output data queueing
- Serial to parallel data conversion
- General purpose register

#### **Ordering Code:**

Order Number	Package Number			Package Description
CD4015BCM	M16A	16-Lead Sm	all Outline Int	egrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4015BCN	N16E	16-Lead Pla	stic Dual-In-L	ine Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**



#### **Truth Table**

CL (Note 1)	D	R	Q <sub>1</sub>	Q <sub>n</sub>	
	0	0	0	$Q_{n-1}$	
~	1	0	1	$\boldsymbol{Q}_{n-1}$	
~	Χ	0	$Q_1$	$Q_n$	(No change)
Х	Χ	1	0	0	

X = Don't Care Case

Note 1: Level Change

### **Absolute Maximum Ratings**(Note 2)

(Note 3)

 $\begin{array}{ll} \text{DC Supply Voltage (V}_{\text{DD}}) & -0.5 \text{ to } +18 \text{ V}_{\text{DC}} \\ \text{Input Voltage (V}_{\text{IN}}) & -0.5 \text{ to V}_{\text{DD}} +0.5 \text{ V}_{\text{DC}} \\ \text{Storage Temperature Range (T}_{\text{S}}) & -65^{\circ}\text{C to } +150^{\circ}\text{C} \end{array}$ 

Power Dissipation (P<sub>D</sub>)

Dual-In-Line 700 mW
Small Outline 500 mW

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

## Recommended Operating Conditions

 $\begin{array}{lll} \text{DC Supply Voltage (V}_{\text{DD}}) & +3 \text{ to } +15 \text{ V}_{\text{DC}} \\ \text{Input Voltage (V}_{\text{IN}}) & 0 \text{ to V}_{\text{DD}} \text{ V}_{\text{DC}} \\ \text{Operating Temperature Range (T}_{\text{A}}) & -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C} \\ \end{array}$ 

Note 2: "Absolute Maximum Ratings" (\*) Are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 3:  $V_{SS} = 0V$  unless otherwise specified.


#### **DC Electrical Characteristics** (Note 3)


Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
Cynnbon	rarameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	33
$I_{DD}$	Quiescent Device	$V_{DD} = 5V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		20		0.005	20		150	μΑ
	Current	$V_{DD} = 10V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		40		0.010	40		300	μΑ
		$V_{DD} = 15V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		80		0.015	80		600	μΑ
V <sub>OL</sub>	LOW Level	$V_{DD} = 5V$		0.05	.48	0	0.05		0.05	V
	Output Voltage	$V_{DD} = 10V$		0.05	. 30	0	0.05		0.05	V
		$V_{DD} = 15V$		0.05	- T	0	0.05		0.05	V
V <sub>OH</sub>	HIGH Level	$V_{DD} = 5V$	4.95	S. C.	4.95	5		4.95		V
	Output Voltage	V <sub>DD</sub> = 10V	9.95		9.95	10		9.95		V
		V <sub>DD</sub> = 15V	14.95		14.95	15		14.95		V
V <sub>IL</sub>	LOW Level	$V_{DD} = 5V$ , $V_{O} = 0.5V$ or $4.5V$		1.5		2.25	1.5		1.5	V
	Input Voltage	$V_{DD} = 10V$ , $V_{O} = 1.0V$ or 9.0V		3.0		4.50	3.0		3.0	V
		$V_{DD} = 15V$ , $V_{O} = 1.5V$ or $13.5V$		4.0		6.75	4.0		4.0	V
$V_{IH}$	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	2.75		3.5		V
	Input Voltage	$V_{DD} = 10V$ , $V_{O} = 1.0V$ or 9.0V	7.0		7.0	5.50		7.0		V
		$V_{DD} = 15V$ , $V_{O} = 1.5V$ or $13.5V$	11.0		11.0	8.25		11.0		V
I <sub>OL</sub>	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I <sub>OH</sub>	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I <sub>IN</sub>	Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V		-0.3		-10 <sup>-5</sup>	-0.3		-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$		0.3		10 <sup>-5</sup>	0.3		1.0	μΑ

Note 4: I<sub>OH</sub> and I<sub>OL</sub> are tested one output at a time.

Symbol	Parameter	Conditions	s otherwise specified  Conditions Min		Max	Un
CLOCK OPERATI	ION				<u> </u>	<u> </u>
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time	$V_{DD} = 5V$	T	230	350	ns
		V <sub>DD</sub> = 10V		80	160	n
		V <sub>DD</sub> = 15V		60	120	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$	1	100	200	ns
		V <sub>DD</sub> = 10V		50	100	ns
		V <sub>DD</sub> = 15V		40	80	n
t <sub>WL</sub> , t <sub>WM</sub>	Minimum Clock	$V_{DD} = 5V$	1	160	250	n
	Pulse-Width	V <sub>DD</sub> = 10V		60	110	n
		$V_{DD} = 15V$		50	85	n
t <sub>rCL</sub> , t <sub>fCL</sub>	Clock Rise and	$V_{DD} = 5V$			15	μ:
	Fall Time	V <sub>DD</sub> = 10V			15	μ:
		$V_{DD} = 15V$			15	μ
t <sub>SU</sub>	Minimum Data	$V_{DD} = 5V$	1	50	100	μ
	Set-Up Time	$V_{DD} = 10V$		20	40	μ
		V <sub>DD</sub> = 15V	.3	15	30	μ
$f_{CL}$	Maximum Clock	$V_{DD} = 5V$	2	3.5		Mł
	Frequency	V <sub>DD</sub> = 10V	4.5	8		Mi
		V <sub>DD</sub> = 15V	6	11		MI
C <sub>IN</sub>	Input Capacitance	Clock Input	-	7.5	10	р
		Other Inputs	11.	5	7.5	р
RESET OPERATION	ON					
t <sub>PHL(R)</sub>	Propagation Delay Time	$V_{DD} = 5V$		200	400	n
		$V_{DD} = 10V$		100	200	n
		V <sub>DD</sub> = 15V		80	160	n
t <sub>WH(R)</sub>	Minimum Reset	$V_{DD} = 5V$		135	250	n
	Pulse Width	V <sub>DD</sub> = 10V		40	80	n
		V <sub>DD</sub> = 15V		30	60	n

Note 5: AC Parameters are guaranteed by DC correlated testing.





Package Number N16E

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com