



February 2001  
Revised August 2001

## FSTD32450

### Configurable 4-Bit to 40-Bit Bus Switch with Selectable Level Shifting (Preliminary)

#### General Description

The Fairchild Universal Bus Switch FSTD32450 provides 4-bit, 5-bit, 8-bit, 10-bit, 16-bit, 20-bit...40-bit of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The FSTD32450 is designed to allow "customer" configuration control of the enable connections. The device can be organized as either a ten 4-bit, eight 5-bit, four 10-bit, two 20-bit or one 40-bit enabled bus switch. Also achievable are 8-bit and 16-bit enabled configurations (see Functional Description). The device's bit configuration is controlled through select pin logic. (see Truth Table). When  $\overline{OE}_x$  is LOW, Port  $A_x$  is connected to Port  $B_x$ . When  $\overline{OE}_x$  is HIGH, the switch is OPEN.

Another key device feature is the addition of a level shifting select pin, "S<sub>2</sub> and S<sub>5</sub>". When S<sub>2</sub> and S<sub>5</sub> are LOW, the device behaves as a standard N-MOS switch. When S<sub>2</sub> and S<sub>5</sub> are HIGH, a diode to V<sub>CC</sub> is integrated into the circuit allowing for level shifting between 5V inputs and 3.3V outputs.

#### Features

- Voltage level shifting
- 4Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I<sub>CC</sub>
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- Packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

#### Applications Note

Select pins S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub>, S<sub>4</sub> and S<sub>5</sub> are intended to be used as static user configurable control pins. The AC performance of these pins has not been characterized or tested. Switching of these select pins during system operation may temporarily disrupt output logic states and/or enable pin controls.

40-bit configuration can be achieved by connecting the  $\overline{OE}_1$  and the  $\overline{OE}_6$  pins to together.

#### Ordering Code:

Order Number	Package Number	Package Description
FSTD32450GX (Note 1)	BGA114A (Preliminary)	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]

Note 1: BGA package available in Tape and Reel only.


UHC™ is a trademark of Fairchild Semiconductor Corporation.

FSTD32450 Configurable 4-Bit to 40-Bit Bus Switch with Selectable Level Shifting (Preliminary)

FSTD32450

Connection Diagram

Pin Assignment for FBGA



(Top Thru View)



Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4,$ $\overline{OE}_5, \overline{OE}_6, \overline{OE}_7, \overline{OE}_8$ $\overline{OE}_9, \overline{OE}_{10}$	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B
S <sub>0</sub> , S <sub>1</sub> , S <sub>3</sub> , S <sub>4</sub>	Bit Configuration Enables
S <sub>2</sub> , S <sub>5</sub>	Level Shifting Diode Enables





FBGA Pin Assignments

	1	2	3	4	5	6
A	1A <sub>4</sub>	1A <sub>2</sub>	$\overline{OE}_1$	$\overline{OE}_2$	1B <sub>2</sub>	1B <sub>4</sub>
B	1A <sub>6</sub>	1A <sub>5</sub>	1A <sub>1</sub>	1B <sub>1</sub>	1B <sub>5</sub>	1B <sub>6</sub>
C	1A <sub>8</sub>	1A <sub>7</sub>	1A <sub>3</sub>	1B <sub>3</sub>	1B <sub>7</sub>	1B <sub>8</sub>
D	1A <sub>10</sub>	1A <sub>9</sub>	GND	$\overline{OE}_5$	1B <sub>9</sub>	1B <sub>10</sub>
E	2A <sub>2</sub>	2A <sub>1</sub>	S <sub>0</sub>	V <sub>CC</sub>	2B <sub>1</sub>	2B <sub>2</sub>
F	2A <sub>4</sub>	2A <sub>3</sub>	S <sub>1</sub>	S <sub>2</sub>	2B <sub>3</sub>	2B <sub>4</sub>
G	2A <sub>6</sub>	2A <sub>5</sub>	V <sub>CC</sub>	GND	2B <sub>5</sub>	2B <sub>6</sub>
H	2A <sub>8</sub>	2A <sub>7</sub>	GND	GND	2B <sub>7</sub>	2B <sub>8</sub>
J	2A <sub>10</sub>	2A <sub>9</sub>	GND	GND	2B <sub>9</sub>	2B <sub>10</sub>
K	$\overline{OE}_4$	$\overline{OE}_8$	GND	GND	$\overline{OE}_9$	$\overline{OE}_3$
L	3A <sub>10</sub>	3A <sub>9</sub>	GND	GND	3B <sub>9</sub>	3B <sub>10</sub>
M	3A <sub>8</sub>	3A <sub>7</sub>	GND	GND	3B <sub>7</sub>	3B <sub>8</sub>
N	3A <sub>6</sub>	3A <sub>5</sub>	GND	V <sub>CC</sub>	3B <sub>5</sub>	3B <sub>6</sub>
P	3A <sub>4</sub>	3A <sub>3</sub>	S <sub>5</sub>	S <sub>4</sub>	3B <sub>3</sub>	3B <sub>4</sub>
R	3A <sub>2</sub>	3A <sub>1</sub>	V <sub>CC</sub>	S <sub>3</sub>	3B <sub>1</sub>	3B <sub>2</sub>
T	4A <sub>10</sub>	4A <sub>9</sub>	$\overline{OE}_{10}$	GND	4B <sub>9</sub>	4B <sub>10</sub>
U	4A <sub>8</sub>	4A <sub>7</sub>	4A <sub>3</sub>	4B <sub>3</sub>	4B <sub>7</sub>	4B <sub>8</sub>
V	4A <sub>6</sub>	4A <sub>5</sub>	4A <sub>1</sub>	4B <sub>1</sub>	4B <sub>5</sub>	4B <sub>6</sub>
W	4A <sub>4</sub>	4A <sub>2</sub>	$\overline{OE}_7$	$\overline{OE}_6$	4B <sub>2</sub>	4B <sub>4</sub>

Logic Diagrams




20-Bit Configuration




10-Bit Configuration

FSTD32450



5-Bit Configuration



4-Bit Configuration

### Functional Description

The device can also be configured as an 8 and 16-bit device by grounding the unused pins in Configurations 2 and 1 respectively. The 8-bit configuration may also be achieved by tying two of the 4-bit enables from configuration together and tying the remaining enable pin (OE) HIGH.

### Truth Tables (X = V<sub>CC</sub> or GND)

(see Functional Description)

Select Pin	
S <sub>2</sub> , S <sub>5</sub>	Mode
L	Std. NMOS Switch
H	Level Shifting Diode Enabled

#### 20-Bit Configuration (S<sub>0</sub> = S<sub>1</sub> = L)

Inputs					Inputs/Outputs
OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>	OE <sub>4</sub>	OE <sub>5</sub>	
L	X	X	X	X	1A <sub>1-10</sub> = 1B <sub>1-10</sub> ; 2A <sub>1-10</sub> = 2B <sub>1-10</sub>
H	X	X	X	X	Z
S <sub>3</sub> = S <sub>4</sub> = L					
Inputs					Inputs/Outputs
OE <sub>6</sub>	OE <sub>7</sub>	OE <sub>8</sub>	OE <sub>9</sub>	OE <sub>10</sub>	
L	X	X	X	X	3A <sub>1-10</sub> = 3B <sub>1-10</sub> ; 4A <sub>1-10</sub> = 4B <sub>1-10</sub>
H	X	X	X	X	Z

#### 10-Bit Configuration (S<sub>0</sub> = L, S<sub>1</sub> = H)

Inputs					Inputs/Outputs	
OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>	OE <sub>4</sub>	OE <sub>5</sub>	1A <sub>1-10</sub> = 1B <sub>1-10</sub>	2A <sub>1-10</sub> = 2B <sub>1-10</sub>
L	X	X	L	X	1A <sub>X</sub> = 1B <sub>X</sub>	2A <sub>X</sub> = 2B <sub>X</sub>
L	X	X	H	X	1A <sub>X</sub> = 1B <sub>X</sub>	Z
H	X	X	L	X	Z	2A <sub>X</sub> = 2B <sub>X</sub>
H	X	X	H	X	Z	Z
S <sub>3</sub> = L, S <sub>4</sub> = H						
Inputs					Inputs/Outputs	
OE <sub>6</sub>	OE <sub>7</sub>	OE <sub>8</sub>	OE <sub>9</sub>	OE <sub>10</sub>	4A <sub>1-10</sub> = 4B <sub>1-10</sub>	3A <sub>1-10</sub> = 3B <sub>1-10</sub>
L	X	X	L	X	4A <sub>X</sub> = 4B <sub>X</sub>	3A <sub>X</sub> = 3B <sub>X</sub>
L	X	X	H	X	4A <sub>X</sub> = 4B <sub>X</sub>	Z
H	X	X	L	X	Z	3A <sub>X</sub> = 3B <sub>X</sub>
H	X	X	H	X	Z	Z

**Truth Tables** (Continued)

5-Bit Configuration ( $S_0 = H, S_1 = L$ )

Inputs					Inputs/Outputs			
$\overline{OE}_1$	$\overline{OE}_2$	$\overline{OE}_3$	$\overline{OE}_4$	$\overline{OE}_5$	1A <sub>1-5</sub> , 1B <sub>1-5</sub>	1A <sub>6-10</sub> , 1B <sub>6-10</sub>	2A <sub>1-5</sub> , 2B <sub>1-5</sub>	2A <sub>6-10</sub> , 2B <sub>6-10</sub>
L	L	L	L	X	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>
L	L	L	H	X	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z
L	L	H	L	X	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>
L	L	H	H	X	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z
L	H	L	L	X	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>
L	H	L	H	X	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z
L	H	H	L	X	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>
L	H	H	H	X	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	Z
H	L	L	L	X	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>
H	L	L	H	X	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z
H	L	H	L	X	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>
H	L	H	H	X	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z
H	H	L	L	X	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>
H	H	L	H	X	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z
H	H	H	L	X	Z	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>
H	H	H	H	X	Z	Z	Z	Z
$S_3 = H, S_4 = L$								
Inputs					Inputs/Outputs			
$\overline{OE}_6$	$\overline{OE}_7$	$\overline{OE}_8$	$\overline{OE}_9$	$\overline{OE}_{10}$	4A <sub>1-5</sub> , 4B <sub>1-5</sub>	4A <sub>6-10</sub> , 4B <sub>6-10</sub>	3A <sub>1-5</sub> , 3B <sub>1-5</sub>	3A <sub>6-10</sub> , 3B <sub>6-10</sub>
L	L	L	L	X	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>
L	L	L	H	X	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	Z
L	L	H	L	X	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	Z	3A <sub>y</sub> = 3B <sub>y</sub>
L	L	H	H	X	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	Z	Z
L	H	L	L	X	4A <sub>x</sub> = 4B <sub>x</sub>	Z	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>
L	H	L	H	X	4A <sub>x</sub> = 4B <sub>x</sub>	Z	3A <sub>x</sub> = 3B <sub>x</sub>	Z
L	H	H	L	X	4A <sub>x</sub> = 4B <sub>x</sub>	Z	Z	3A <sub>y</sub> = 3B <sub>y</sub>
L	H	H	H	X	4A <sub>x</sub> = 4B <sub>x</sub>	Z	Z	Z
H	L	L	L	X	Z	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>
H	L	L	H	X	Z	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	Z
H	L	H	L	X	Z	4A <sub>y</sub> = 4B <sub>y</sub>	Z	3A <sub>y</sub> = 3B <sub>y</sub>
H	L	H	H	X	Z	4A <sub>y</sub> = 4B <sub>y</sub>	Z	Z
H	H	L	L	X	Z	Z	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>
H	H	L	H	X	Z	Z	3A <sub>x</sub> = 3B <sub>x</sub>	Z
H	H	H	L	X	Z	Z	Z	3A <sub>y</sub> = 3B <sub>y</sub>
H	H	H	H	X	Z	Z	Z	Z

**Truth Tables** (Continued)

4-Bit Configuration ( $S_0 = S_1 = H$ )

Inputs					Inputs/Outputs				
OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>	OE <sub>4</sub>	OE <sub>5</sub>	1A <sub>1-4</sub> , 1B <sub>1-4</sub>	1A <sub>5-8</sub> , 1B <sub>5-8</sub>	2A <sub>3-6</sub> , 2B <sub>3-6</sub>	2A <sub>7-10</sub> , 2B <sub>7-10</sub>	1A <sub>9-10</sub> , 2B <sub>9-10</sub> 2A <sub>1-2</sub> , 2B <sub>1-2</sub>
L	L	L	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	L	L	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z
L	L	L	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	L	L	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z
L	L	H	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	L	H	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z
L	L	H	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	L	H	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	Z
L	H	L	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	H	L	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z
L	H	L	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	H	L	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z
L	H	H	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	H	H	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z
L	H	H	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
L	H	H	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	Z	Z
H	L	L	L	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	L	L	L	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z
H	L	L	H	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	L	L	H	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z
H	L	H	L	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	L	H	L	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z
H	L	H	H	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	L	H	H	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	Z
H	H	L	L	L	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	H	L	L	H	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z
H	H	L	H	L	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	H	L	H	H	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z
H	H	H	L	L	Z	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	H	H	L	H	Z	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z
H	H	H	H	L	Z	Z	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>
H	H	H	H	H	Z	Z	Z	Z	Z

FSTD32450

**Truth Tables** (Continued)

**4-Bit Configuration (continued)**

$S_3 = S_4 = H$									
Inputs					Inputs/Outputs				
OE <sub>6</sub>	OE <sub>7</sub>	OE <sub>8</sub>	OE <sub>9</sub>	OE <sub>10</sub>	4A <sub>1-4</sub> , 4B <sub>1-4</sub>	4A <sub>5-8</sub> , 4B <sub>5-8</sub>	3A <sub>3-6</sub> , 3B <sub>3-6</sub>	3A <sub>7-10</sub> , 3B <sub>7-10</sub>	3A <sub>1-2</sub> , 3B <sub>1-2</sub> 4A <sub>9-10</sub> , 3B <sub>9-10</sub>
L	L	L	L	L	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
L	L	L	L	H	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>	Z
L	L	L	H	L	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	Z	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
L	L	L	H	H	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	Z	Z
L	L	H	L	L	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	Z	3A <sub>y</sub> = 3B <sub>y</sub>	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
L	L	H	L	H	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	Z	3A <sub>y</sub> = 3B <sub>y</sub>	Z
L	L	H	H	L	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	Z	Z	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
L	L	H	H	H	4A <sub>x</sub> = 4B <sub>x</sub>	4A <sub>y</sub> = 4B <sub>y</sub>	Z	Z	Z
L	H	L	L	L	4A <sub>x</sub> = 4B <sub>x</sub>	Z	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
L	H	L	L	H	4A <sub>x</sub> = 4B <sub>x</sub>	Z	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>	Z
L	H	L	H	L	4A <sub>x</sub> = 4B <sub>x</sub>	Z	3A <sub>x</sub> = 3B <sub>x</sub>	Z	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
L	H	L	H	H	4A <sub>x</sub> = 4B <sub>x</sub>	Z	3A <sub>x</sub> = 3B <sub>x</sub>	Z	Z
L	H	H	L	L	4A <sub>x</sub> = 4B <sub>x</sub>	Z	Z	3A <sub>y</sub> = 3B <sub>y</sub>	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
L	H	H	L	H	4A <sub>x</sub> = 4B <sub>x</sub>	Z	Z	3A <sub>y</sub> = 3B <sub>y</sub>	Z
L	H	H	H	L	4A <sub>x</sub> = 4B <sub>x</sub>	Z	Z	Z	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
L	H	H	H	H	4A <sub>x</sub> = 4B <sub>x</sub>	Z	Z	Z	Z
H	L	L	L	L	Z	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
H	L	L	L	H	Z	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>	Z
H	L	L	H	L	Z	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	Z	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
H	L	L	H	H	Z	4A <sub>y</sub> = 4B <sub>y</sub>	3A <sub>x</sub> = 3B <sub>x</sub>	Z	Z
H	L	H	L	L	Z	4A <sub>y</sub> = 4B <sub>y</sub>	Z	3A <sub>y</sub> = 3B <sub>y</sub>	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
H	L	H	L	H	Z	4A <sub>y</sub> = 4B <sub>y</sub>	Z	3A <sub>y</sub> = 3B <sub>y</sub>	Z
H	L	H	H	L	Z	4A <sub>y</sub> = 4B <sub>y</sub>	Z	Z	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
H	L	H	H	H	Z	4A <sub>y</sub> = 4B <sub>y</sub>	Z	Z	Z
H	H	L	L	L	Z	Z	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
H	H	L	L	H	Z	Z	3A <sub>x</sub> = 3B <sub>x</sub>	3A <sub>y</sub> = 3B <sub>y</sub>	Z
H	H	L	H	L	Z	Z	3A <sub>x</sub> = 3B <sub>x</sub>	Z	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
H	H	L	H	H	Z	Z	3A <sub>x</sub> = 3B <sub>x</sub>	Z	Z
H	H	H	L	L	Z	Z	Z	3A <sub>y</sub> = 3B <sub>y</sub>	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
H	H	H	L	H	Z	Z	Z	3A <sub>y</sub> = 3B <sub>y</sub>	Z
H	H	H	H	L	Z	Z	Z	Z	3A <sub>z</sub> = 3B <sub>z</sub> 4A <sub>z</sub> = 4B <sub>z</sub>
H	H	H	H	H	Z	Z	Z	Z	Z



Absolute Maximum Ratings (Note 2)		Recommended Operating Conditions (Note 5)	
Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V	Power Supply Operating ( $V_{CC}$ )	4.0V to 5.5V
DC Switch Voltage ( $V_S$ ) (Note 3)	-2.0V to +7.0V	Input Voltage ( $V_{IN}$ )	0V to 5.5V
DC Input Control Pin Voltage ( $V_{IN}$ ) (Note 4)	-0.5V to +7.0V	Output Voltage ( $V_{OUT}$ )	0V to 5.5V
DC Input Diode Current ( $I_{IK}$ ) $V_{IN} < 0V$	-50 mA	Free Air Operating Temperature ( $T_A$ )	-40 °C to +85 °C
DC Output ( $I_{OUT}$ ) Current	128 mA		
DC $V_{CC}/GND$ Current ( $I_{CC}/I_{GND}$ )	+/- 100 mA		
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150 °C		

**Note 2:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 3:**  $V_S$  is the voltage observed/applied at either the A or B Ports across the switch.

**Note 4:** The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

**Note 5:** Unused control inputs must be held HIGH or LOW. They may not float.

### DC Electrical Characteristics

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40\text{ °C to }+85\text{ °C}$			Units	Conditions
			Min	Typ (Note 6)	Max		
$V_{IK}$	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18\text{mA}$
$V_{IH}$	HIGH Level Input Voltage	4.0-5.5	2.0			V	IF $S_2 = \text{HIGH}$ $4.5V \leq V_{CC} \leq 5.5V$
$V_{IL}$	LOW Level Input Voltage	4.0-5.5			0.8	V	IF $S_2 = \text{HIGH}$ $4.5V \leq V_{CC} \leq 5.5V$
$V_{OH}$	HIGH Level Output Voltage	4.5-5.5	See Figure 3			V	$S_2 = S_5 = V_{CC}$
$I_I$	Input Leakage Current	5.5			$\pm 1.0$	$\mu\text{A}$	$0 \leq V_{IN} \leq 5.5V$
		0			10	$\mu\text{A}$	$V_{IN} = 5.5V$
$I_{OZ}$	OFF-STATE Leakage Current	5.5			$\pm 1.0$	$\mu\text{A}$	$0 \leq A, B \leq V_{CC}$
$R_{ON}$	Switch On Resistance (Note 7)	4.5	4	7		$\Omega$	$V_{IN} = 0V, I_{IN} = 64\text{ mA}, S_2 = S_5 = 0V$ or $V_{CC}$
		4.5	4	7		$\Omega$	$V_{IN} = 0V, I_{IN} = 30\text{ mA}, S_2 = S_5 = 0V$ or $V_{CC}$
		4.5	8	12		$\Omega$	$V_{IN} = 2.4V, I_{IN} = 15\text{ mA}, S_2 = S_5 = 0V$
		4.0	11	20		$\Omega$	$V_{IN} = 2.4V, I_{IN} = 15\text{ mA}, S_2 = S_5 = 0V$
		4.5	35	50		$\Omega$	$V_{IN} = 2.4V, I_{IN} = 15\text{ mA}, S_2 = S_5 = V_{CC}$
$I_{CC}$	Quiescent Supply Current	5.5			3	$\mu\text{A}$	$S_2 = S_5 = GND, V_{IN} = V_{CC}$ or $GND, I_{OUT} = 0$
					10	$\mu\text{A}$	$S_2 = S_5 = V_{CC}, \overline{OE}_x = V_{CC}, V_{IN} = V_{CC}$ or $GND, I_{OUT} = 0$
					1.5	mA	$S_2 = S_5 = V_{CC}, \overline{OE}_x = GND, V_{IN} = V_{CC}$ or $GND, I_{OUT} = 0$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input	5.5			2.5	mA	One Input at 3.4V Other Inputs at $V_{CC}$ or $GND, S_2 = 0V$
					4.0	mA	One Input at 3.4V Other Inputs at $V_{CC}$ or $GND, S_2 = V_{CC}$

**Note 6:** Typical values are at  $V_{CC} = 5.0V$  and  $T_A = +25\text{ °C}$

**Note 7:** Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

### AC Electrical Characteristics

Symbol	Parameter	T <sub>A</sub> = -40 °C to +85 °C, C <sub>L</sub> = 50pF, R <sub>U</sub> = R <sub>D</sub> = 500Ω				Units	Conditions (S <sub>2</sub> = S <sub>5</sub> = 0V)	Figure Number
		V <sub>CC</sub> = 4.5 – 5.5V		V <sub>CC</sub> = 4.0V				
		Min	Max	Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus-to-Bus (Note 8)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figures 1, 2
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.5	6.5		7.0	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 1, 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.5	6.7		7.2	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 1, 2
t <sub>PZH</sub> , t <sub>PZL</sub>	S <sub>ej</sub> (S <sub>0, 1</sub> ) to Output Enable Time	1.5	7.0		7.5	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 1, 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	S <sub>ej</sub> (S <sub>0, 1</sub> ) to Output Disable Time	1.5	7.5		7.7	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 1, 2

**Note 8:** This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

### AC Electrical Characteristics: Translating Diode

Symbol	Parameter	T <sub>A</sub> = -40 °C to +85 °C, C <sub>L</sub> = 50pF, R <sub>U</sub> = R <sub>D</sub> = 500Ω		Units	Conditions (S <sub>2</sub> = S <sub>5</sub> = V <sub>CC</sub> )	Figure Number
		V <sub>CC</sub> = 4.5 – 5.5V				
		Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus-to-Bus (Note 9)		0.25	ns	V <sub>I</sub> = OPEN	Figures 1, 2
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.5	10.0	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 1, 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.5	9.0	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 1, 2
t <sub>PZH</sub> , t <sub>PZL</sub>	S <sub>ej</sub> (S <sub>0, 1</sub> ) to Output Enable Time	1.5	11.0	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 1, 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	S <sub>ej</sub> (S <sub>0, 1</sub> ) to Output Disable Time	1.5	10.0	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 1, 2


**Note 9:** This parameter is guaranteed by design but is not tested. This bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

### Capacitance (Note 10)

Symbol	Parameter	Typ	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	4		pF	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 0V
C <sub>IO</sub>	Input/Output Capacitance "OFF State"	8		pF	V <sub>CC</sub> , $\overline{OE}$ = 5.0V, V <sub>IN</sub> = 0V

**Note 10:** T<sub>A</sub> = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω  
 Note:  $C_L$  includes load and stray capacitance  
 Note: Input Frequency = 1.0 MHz,  $t_W = 500$  ns

FIGURE 1. AC Test Circuit




FIGURE 2. AC Waveforms

EEPW.COM




FIGURE 3.

Preliminary

FSTD32450 Configurable 4-Bit to 40-Bit Bus Switch with Selectable Level Shifting (Preliminary)

