FAIRCHILD

SEMICONDUCTOR

January 2001 Revised October 2006

FSTUD16450 Configurable 4-Bit to 20-Bit Bus Switch with -2V Undershoot Protection and Selectable Level Shifting

General Description

The Fairchild Universal Bus Switch FSTUD16450 provides 4-bit, 5-bit, 8-bit, 10-bit, 16-bit, 20-bit of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The FSTUD16450 is designed to allow "customer" configuration control of the enable connections. The device is organized as either a 4-bit, 5-bit, 10-bit or 20-bit bus switch. 8-bit and 16-bit configurations are also achievable (see Functional Description). The device's bit configuration is chosen through select pin logic. (see Truth Table). When \overline{OE}_x is LOW, Port A_x is connected to Port B_x. When \overline{OE}_x is HIGH, the switch is OPEN.

The A and B Ports are "undershoot hardened" with UHC® protection to support an extended range to 2.0V below ground. Fairchild's integrated "Undershoot Hardened Circuit" (UHC) senses undershoot at the I/Os, and responds by preventing voltage differentials from developing and turning on the switch.

Another key device feature is the addition of a level shifting select pin, "S₂". When S₂ is LOW, the device behaves as a standard N-MOS switch. When S₂ is HIGH, a diode to V_{CC} is integrated into the circuit allowing for level shifting between 5V inputs and 3.3V outputs.

Features


- Undershoot hardened to -2V (A and B Ports)
- Voltage level shifting
- \blacksquare 4 Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- See Applications Note AN-5008 for details
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)


Applications Note

Select pins S_0 , S_1 , S_2 are intended to be used as static user configurable control pins. The AC performance of these pins has not been characterized or tested. Switching of these select pins during system operation may temporarily disrupt output logic states and/or enable pin controls.

Ordering Code:

Order Number	Package Number	Package Description
FSTUD16450GX	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
(Note 1)	(Preliminary)	[Tape and Reel]
FSTUD16450MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in	n Tape and Reel. Specify b	y appending the suffix letter "X" to the ordering code.
Note 1: BGA package a	vailable in Tape and Reel of	only.
	ademark of Fairchild Semic	





Functional Description

The device can also be configured as an 8 and 16-bit device by grounding the unused pins in Configurations 2 and 1 respectively. The 8-bit configuration may also be achieved by tying two of the 4-bit enables from configuration together and tying the remaining enable pin (\overline{OE}) HIGH.

Truth Tables ($x = v_{CC}$ or GND)

(see Functional Description)

Select Pin							
\$ ₂	Mode						
L	Std. NMOS Switch						
Н	Level Shifting Diode Enabled						

20-Bit Configuration	Configuration 1 $S_0 = S_1 = L$			Configu	
languta (Outranta					
Inputs/Outputs	OE ₅	OE ₄	OE ₃	OE ₂	OE ₁
$1A_{1-10} = 1B_{1-10}, 2A_{1-10} = 2B_1$	Х	Х	Х	Х	L
Z	Х	Х	Х	Х	Н
A 35 11		•			

Configu	ration 2		$\mathbf{S}_0 = \mathbf{L}, \mathbf{S}_1 = \mathbf{H}$	10-Bit Configuration		
		Inputs	Inputs/Outputs			
OE ₁	OE ₂	OE ₃	OE ₄	OE ₅	1A ₁₋₁₀ = 1B ₁₋₁₀	$2A_{1-10} = 2B_{1-10}$
L	Х	Х	Ļ	Х	$1A_X = 1B_X$	$2A_X = 2B_X$
L	Х	Х	A H	X	$1A_X = 1B_X$	Z
Н	Х	Х	4	Х	Z	$2A_X = 2B_X$
Н	Х	Х	н	X	Z	Z

Cor	nfiguratio	on 3	S ₀ = H	, S ₁ = L	5-Bit Configuration					
		Inputs			Inputs/Outputs					
OE ₁	OE ₂	OE ₃	OE4	OE ₅	1A ₁₋₅ , 1B ₁₋₅	1A ₆₋₁₀ , 1B ₆₋₁₀	2A ₁₋₅ , 2B ₁₋₅	2A ₆₋₁₀ , 2B ₆₋₁₀		
L	L	L	L	Х	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$		
L	L	L	Н	Х	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	Z		
L	L	Н	L	Х	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	$2A_y = 2B_y$		
L	L	Н	Н	Х	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	Z		
L	Н	L	L	Х	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	$2A_y = 2B_y$		
L	Н	L	Н	Х	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	Z		
L	Н	Н	L	Х	$1A_x = 1B_x$	Z	Z	$2A_y = 2B_y$		
L	Н	Н	Н	Х	$1A_x = 1B_x$	Z	Z	Z		
Н	L	L	L	Х	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$		
Н	L	L	Н	Х	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	Z		
Н	L	Н	L	Х	Z	$1A_y = 1B_y$	Z	$2A_y = 2B_y$		
Н	L	Н	Н	Х	Z	$1A_y = 1B_y$	Z	Z		
Н	Н	L	L	Х	Z	Z	$2A_x = 2B_x$	$2A_y = 2B_y$		
Н	Н	L	Н	Х	Z	Z	$2A_x = 2B_x$	Z		
Н	Н	Н	L	Х	Z	Z	Z	$2A_y = 2B_y$		
Н	Н	Н	Н	Х	Z	Z	Z	Z		

Con	figurati	on 4	S ₀ = 5	S ₁ = H		4-	Bit Configuration	on	
		Inputs					Inputs/Outputs	5	
OE ₁	OE ₂	OE ₃	OE4	OE ₅	1A ₁₋₄ , 1B ₁₋₄	1A ₅₋₈ , 1B ₅₋₈	2A ₃₋₆ , 2B ₃₋₆	2A ₇₋₁₀ , 2B ₇₋₁₀	1A ₉₋₁₀ , 2B ₉₋₁ 2A ₁₋₂ , 2B ₁₋₂
L	L	L	L	L	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$
L	L	L	L	Н	$1A_{\chi} = 1B_{\chi}$	$1A_y = 1B_y$	$2A_{\chi} = 2B_{\chi}$	$2A_y = 2B_y$	Z
L	L	L	Н	L	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_x = 2B_x$	z	$1A_z = 1B_z$ $2A_z = 2B_z$
L	L	L	Н	Н	$1A_x = 1B_x$	$1A_y = 1B_y$	$2A_{x} = 2B_{x}$	Z	Z
L	L	н	L	L	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$
L	L	Н	L	Н	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	Z
L	L	н	н	L	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$
L	L	Н	Н	Н	$1A_x = 1B_x$	$1A_y = 1B_y$	Z	Z	Z
L	н	L	L	L	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$
L	Н	L	L	Н	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	Z
L	н	L	н	L	$1A_x = 1B_x$	Z	$2A_x = 2B_x$	Z	$1A_z = 1B_z$ $2A_z = 2B_z$
L	Н	L	Н	Н	$1A_{x} = 1B_{x}$	Z 3	$2A_x = 2B_x$	Z	Z
L	Н	н	L	L	$1A_{x} = 1B_{x}$	Z	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$
L	Н	Н	L	Н	$1A_{x} = 1B_{x}$	Z	Z	$2A_y = 2B_y$	Z
L	Н	н	Н	L	$1A_x = 1B_x$	Z	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$
L	Н	Н	Н	н	$1A_x = 1B_x$	Z	Z	Z	Z
Н	L	L	-	L	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$
Н	L	L	L	Н	Z	$1A_y = 1B_y$	$2A_{x} = 2B_{x}$	$2A_y = 2B_y$	Z
н	L	L	н	L	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	Z	$1A_z = 1B_z$ $2A_z = 2B_z$
Н	L	L	Н	Н	Z	$1A_y = 1B_y$	$2A_x = 2B_x$	Z	Z
Н	L	н	L	L	Z	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$
Н	L	Н	L	Н	Z	$1A_y = 1B_y$	Z	$2A_y = 2B_y$	Z
н	L	н	н	L	Z	$1A_y = 1B_y$	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$
Н	L	Н	Н	Н	Z	$1A_y = 1B_y$	Z	Z	Z
н	н	L	L	L	Z	Z	$2A_x = 2B_x$	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$
Н	Н	L	L	H	Z	Z	$2A_{x} = 2B_{x}$	$2A_y = 2B_y$	Z
н	Н	L	Н	L	Z	Z	$2A_x = 2B_x$	Z	$1A_z = 1B_z$ $2A_z = 2B_z$
Н	Н	L	Н	Н	Z	Z	$2A_{x} = 2B_{x}$	Z	Z
Н	Н	н	L	L	Z	Z	Z	$2A_y = 2B_y$	$1A_z = 1B_z$ $2A_z = 2B_z$
Н	Н	Н	L	Н	Z	Z	Z	$2A_y = 2B_y$	Z
Н	Н	Н	Н	L	Z	Z	Z	Z	$1A_z = 1B_z$ $2A_z = 2B_z$
Н	Н	Н	Н	Н	Z	Z	Z	Z	Z

FSTUD16450

Absolute Maximum Ratings(Note 2)

-0.5V to +7.0V
-2.0V to +7.0V
-0.5V to +7.0V
–50 mA
128 mA
+/- 100 mA
–65°C to +150 °C

Recommended Operating Conditions (Note 5)

Power Supply Operating (V _{CC)}	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Free Air Operating Temperature (T_A)	-40 °C to +85 °C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 4: The input and output negative voltage ratings may be exceeded if Note 4: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed. Note 5: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

		V _{CC}	T _A = -	-40 °C to +	85 °C		Conditions
Symbol	Parameter	(V)	Min	Typ (Note 6)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	$IF S_2 = HIGH 4.5V \le V_{CC} \le 5.5V$
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	$IF S_2 = HIGH 4.5V \le V_{CC} \le 5.5V$
V _{ОН}	HIGH Level Output Voltage	4.5-5.5	<u>د</u>	See Figure	4	V	$S_2 = V_{CC}$
1	Input Leakage Current	5.5			±1.0	μA	$0 \le V_{IN} \le 5.5V$
		0			10	μA	$V_{IN} = 5.5V$
oz	OFF-STATE Leakage Current	5.5			±1.0	μA	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64$ mA, $S_2 = 0V$ or V_{CC}
	(Note 7)	4.5		4	7	Ω	V_{IN} = 0V, I_{IN} = 30 mA, S_2 = 0V or V_{CC}
		4.5		8	12	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}, S_2 = 0V$
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}, S_2 = 0V$
		4.5		35	50	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}, S_2 = V_{CC}$
cc	Quiescent Supply Current				3	μA	$S_2 = GND$, $V_{IN} = V_{CC}$ or GND , $I_{OUT} = 0$
		5.5			10	μΑ	$S_2 = V_{CC}, \overline{OE}_x = V_{CC}, V_{IN} = V_{CC} \text{ or GND, } I_{OUT} = 0$
					1.5	mA	$S_2 = V_{CC}, \overline{OE}_x = GND, V_{IN} = V_{CC} \text{ or } GND, I_{OUT} = 0$
Δ I _{CC}	Increase in I _{CC} per Input				2.5	mA	One Input at 3.4V
		5.5					Other Inputs at V_{CC} or GND, $S_2 = 0V$
					4.0	mA	One Input at 3.4V
					-		Other Inputs at V_{CC} or GND, $S_2 = V_{CC}$
V _{IKU}	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{\text{IN}} \ge -50 \text{ mA}$
							$\overline{OE}_{x} = 5.5V$

Note 6: Typical values are at $V_{CC}=5.0V$ and $T_{A}=+25^{\circ}C$

Note 7: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

			T _A = -40 °C = 50pF, RU				Conditions	Figure
Symbol	Parameter	-	.5 – 5.5V	V _{CC} = 4.0V		Units	$(S_2 = 0V)$	Number
		Min	Max	Min	Max		,	
t _{PHL} , t _{PLH}	Propagation Delay Bus-to-Bus (Note 8)		0.25		0.25	ns	V _I = OPEN	Figures 2, 3
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.5		7.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 2, 3
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	6.7		7.2	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 2, 3
t _{PZH} , t _{PZL}	$S_{el} (S_{0, 1})$ to Output Enable Time	1.5	7.0		7.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 2, 3
t _{PHZ} , t _{PLZ}	$S_{el} (S_{0, 1})$ to Output Disable Time	1.5	7.5		7.7	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 2, 3

Note 8: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

--

AC Electrical Characteristics: Translating Diode

			•		, JA 14	
Symbol	Parameter		C to +85 °C, J = RD = 500Ω	Units	Conditions	Figure
Symbol	Farameter	V _{CC} = 4.	.5 – 5.5V 🛛 🍂	Onits	(S ₂ = V _{CC})	Number
		Min	Max			
t _{PHL} , t _{PLH}	Propagation Delay Bus-to-Bus (Note 9)		0.25	ns	V _l = OPEN	Figures 2, 3
t _{PZH} , t _{PZL}	Output Enable Time	1.5	10.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 2, 3
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	9.0	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 2, 3
t _{PZH} , t _{PZL}	S _{el} (S _{0, 1}) to Output Enable Time	1.5	11.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 2, 3
t _{PHZ} , t _{PLZ}	S_{el} ($S_{0, 1}$) to Output Disable Time	1.5	10.0	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 2, 3

Note 9: This parameter is guaranteed by design but is not tested. This bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 10)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	4		pF	$V_{CC} = 5.0V, V_{IN} = 0V$
C _{I/O}	Input/Output Capacitance "OFF State"	8		pF	$V_{CC}, \overline{OE} = 5.0V, V_{IN} = 0V$

Note 10: $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.

