# P4C1258 ULTRA HIGH SPEED 64K x 4 STATIC CMOS RAM

# FEATURES

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times) – 15/20/25/35 ns (Commercial/Industrial)
- Low Power
- Single 5V±10% Power Supply
- Data Retention with 2.0V Supply

- Three-State Outputs
- TTL/CMOS Compatible Outputs
- Fully TTL Compatible Inputs
- Standard Pinout (JEDEC Approved)
  24-Pin 300 mil DIP, SOJ


# DESCRIPTION

The P4C1258 is a 262,144-bit ultra high speed static RAM organized as  $64K \times 4$ . The CMOS memory requires no clock or refreshing and has equal access and cycle times. Inputs and outputs are fully TTL-compatible. The RAM operates from a single  $5V\pm10\%$  tolerance power supply. With battery backup, data integrity is maintained for supply voltages down to 2.0V. Current drain is typically 10 µA from a 2.0V supply.

Access times as fast as 15 nanoseconds are available, permitting greatly enhanced system speeds. CMOS is utilized to reduce power consumption.


The P4C1258 is available in a 24-pin 300 mil DIP or SOJ packages providing excellent board level densities.

# FUNCTIONAL BLOCK DIAGRAM





### **PIN CONFIGURATION**



#### Document # SRAM123 REV OR



#### **MAXIMUM RATINGS**<sup>(1)</sup>

| Symbol          | Parameter   | Value                           | Unit |
|-----------------|---|---------------------------------|------|
| V <sub>cc</sub> | Power Supply Pin with<br>Respect to GND                 | –0.5 to +7                      | V    |
| V               | Terminal Voltage with<br>Respect to GND<br>(up to 7.0V) | –0.5 to<br>V <sub>cc</sub> +0.5 | V    |
| T <sub>A</sub>  | Operating Temperature                                   | -55 to +125                     | °C   |

#### **RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

| Grade(2)   | Ambient<br>Temperature | GND | V <sub>cc</sub> |
|------------|------------------------|-----|-----------------|
| Industrial | –40°C to +85°C         | 0V  | 5.0V ± 10%      |
| Commercial | 0°C to +70°C           | 0V  | 5.0V ± 10%      |

| Symbol            | Parameter                 | Value       | Unit |
|-------------------|---------------------------|-------------|------|
| T <sub>BIAS</sub> | Temperature Under<br>Bias | –55 to +125 | °C   |
| T <sub>STG</sub>  | Storage Temperature       | -65 to +150 | °C   |
| P <sub>T</sub>    | Power Dissipation         | 1.0         | W    |
| I <sub>out</sub>  | DC Output Current         | 50          | mA   |

#### CAPACITANCES<sup>(4)</sup>

 $V_{cc} = 5.0V, T_{A} = 25^{\circ}C, f = 1.0MHz$ 

| Symbol           | Parameter          | Conditions     | Тур. | Unit |
|------------------|--------------------|----------------|------|------|
| C                | Input Capacitance  | $V_{IN} = 0V$  | 5    | pF   |
| C <sub>OUT</sub> | Output Capacitance | $V_{OUT} = 0V$ | 7    | pF   |

#### DC ELECTRICAL CHARACTERISTICS

|                  | CTRICAL CHARACTER                                      |  |                      |                      |      |
|------------------|--|--|----------------------|----------------------|------|
| Over reco        | mmended operating tempera                              | Test Conditions  | P4C                  | 1258                 | Unit |
| Symbol           | i didiletei  | rest oblightons  | Min                  | Max                  | Unit |
| V <sub>IH</sub>  | Input High Voltage                                     |  | 2.2                  | V <sub>cc</sub> +0.5 | V    |
| V <sub>IL</sub>  | Input Low Voltage                                      |  | -0.5(3)              | 0.8                  | V    |
| V <sub>HC</sub>  | CMOS Input High Voltage                                |  | V <sub>cc</sub> –0.2 | V <sub>cc</sub> +0.5 | V    |
| V <sub>LC</sub>  | CMOS Input Low Voltage                                 |  | -0.5(3)              | 0.2                  | V    |
| V <sub>CD</sub>  | Input Clamp Diode Voltage                              | V <sub>cc</sub> = Min., I <sub>IN</sub> = 18 mA  |                      | -1.2                 | V    |
| V <sub>ol</sub>  | Output Low Voltage<br>(TTL Load)                       | I <sub>oL</sub> = +8 mA, V <sub>cc</sub> = Min.  |                      | 0.4                  | V    |
| V <sub>OH</sub>  | Output High Voltage<br>(TTL Load)                      | $I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}.$   | 2.4                  |                      | V    |
| I <sub>U</sub>   | Input Leakage Current                                  | $V_{cc}$ = Max.<br>$V_{IN}$ = GND to $V_{cc}$  | -5                   | +5                   | μA   |
| I <sub>LO</sub>  | Output Leakage Current                                 | $V_{cc} = Max., \overline{CE} = V_{IH}$<br>$V_{out} = GND \text{ to } V_{cc}$  | -5                   | +5                   | μA   |
| I <sub>SB</sub>  | Standby Power Supply<br>Current (TTL Input Levels)     | $\overline{CE} \ge V_{H}$<br>V <sub>CC</sub> = Max ., f = Max., Outputs Open   |                      | 35                   | mA   |
| I <sub>SB1</sub> | Standby Power Supply<br>Current<br>(CMOS Input Levels) | $\label{eq:cell} \begin{split} \overline{CE} &\geq V_{HC} \\ V_{CC} &= Max., \ f = 0, \ Outputs \ Open \\ V_{IN} &\leq V_{LC} \ or \ V_{IN} \geq V_{HC} \end{split}$ |                      | 10                   | mA   |

#### Notes:

- 1. Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.

3. Transient inputs with  $V_{_{\rm I\!L}}$  and  $I_{_{\rm I\!L}}$  not more negative than –3.0V and -100mA, respectively, are permissible for pulse widths up to 20 ns.

4. This parameter is sampled and not 100% tested.

P4C1258

#### POWER DISSIPATION CHARACTERISTICS VS. SPEED


| Symbol          | Parameter                  | Temperature<br>Range | -15 | -20 | -25 | -35 | Unit |
|-----------------|----------------------------|----------------------|-----|-----|-----|-----|------|
|                 | Duramia Operating Current* | Commercial           | 160 | 125 | 115 | 110 | mA   |
| I <sub>CC</sub> | Dynamic Operating Current* | Industrial           | 170 | 135 | 120 | 115 | mA   |

\*V<sub>cc</sub> = 5.5V. Tested with outputs open. f = Max. Switching inputs are 0V and 3V.  $\overline{CE} = V_{\mu}$ 

## **DATA RETENTION CHARACTERISTICS**

| Symbol           | Parameter  | Test Conditions  | Min               | Tyj<br>V <sub>cc</sub><br>2.0V |    | Ma<br>V <sub>cc</sub><br>2.0V |      | Unit |
|------------------|--|--|-------------------|--------------------------------|----|-------------------------------|------|------|
| V <sub>DR</sub>  | $V_{cc}$ for Data Retention                            |  | 2.0               |                                |    |                               |      | V    |
|                  | Data Retention Current                                 |  |                   | 10                             | 15 | 1500                          | 2000 | μA   |
| t <sub>cdr</sub> | Chip Deselect to<br>Data Retention Time                | $ \overline{CE} \ge V_{CC} - 0.2V, \\ V_{ N} \ge V_{CC} - 0.2V \text{ or} \\ V_{ N} \le 0.2V $ | 0                 | -                              |    |                               |      | ns   |
| t <sub>R</sub> † | Operation Recovery Time                                | • <sub>IN</sub> = • •  | t <sub>RC</sub> § |                                |    |                               |      | ns   |
| 110              | 5°C<br>d Cycle Time<br>ameter is guaranteed but not te | sted.  | om                | .Ct.                           |    |                               |      |      |

### DATA RETENTION WAVEFORM




#### AC CHARACTERISTICS—READ CYCLE


 $(V_{cc} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$ 

| Sym.            | Parameter                        | -1  | 5   | -2  | 20  | -2  | 25  | -3  | 5   | Unit |
|-----------------|----------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|------|
|                 | i alanetei                       | Min | Max | Min | Max | Min | Max | Min | Max |      |
| t <sub>RC</sub> | Read Cycle Time                  | 15  |     | 20  |     | 25  |     | 35  |     | ns   |
| t <sub>AA</sub> | Address Access Time              |     | 15  |     | 20  |     | 25  |     | 35  | ns   |
| t <sub>AC</sub> | Chip Enable Access Time          |     | 15  |     | 20  |     | 25  |     | 35  | ns   |
| t <sub>он</sub> | Output Hold from Address Change  | 2   |     | 2   |     | 2   |     | 2   |     | ns   |
| t <sub>LZ</sub> | Chip Enable to Output in Low Z   | 2   |     | 3   |     | 3   |     | 3   |     | ns   |
| t <sub>HZ</sub> | Chip Disable to Output in High Z |     | 8   |     | 9   |     | 10  |     | 11  | ns   |
| t <sub>PU</sub> | Chip Enable to Power Up Time     | 0   |     | 0   |     | 0   |     | 0   |     | ns   |
| t <sub>PD</sub> | Chip Disable to Power Down Time  |     | 15  |     | 20  |     | 25  |     | 35  | ns   |

#### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(5)</sup>



#### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(6)</sup>



#### Notes:


- 5.  $\overline{CE}$  is LOW and  $\overline{WE}$  is HIGH for READ cycle.
- WE is HIGH, and address must be valid prior to or coincident with CE transition LOW.
- 7. Transition is measured  $\pm 200$ mV from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.
- 8. Read Cycle Time is measured from the last valid address to the first transitioning address.

#### **AC CHARACTERISTICS - WRITE CYCLE**

 $(V_{cc} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$ 

|     | Devenator                           |     | 5   | -2  | 20   | -2  | 25  | -3  | 35  | l lm!f |
|-----|-------------------------------------|-----|-----|-----|------|-----|-----|-----|-----|--------|
| ym. | Parameter                           | Min | Мах | Min | Мах  | Min | Мах | Min | Max | Unit   |
| vc  | Write Cycle Time                    | 13  |     | 20  |      | 25  |     | 35  |     | ns     |
| w   | Chip Enable Time to End of Write    | 12  |     | 15  |      | 18  |     | 25  |     | ns     |
| w   | Address Valid to End of Write       | 12  |     | 15  |      | 18  |     | 25  |     | ns     |
| s   | Address Set-up Time                 | 0   |     | 0   |      | 0   |     | 0   |     | ns     |
| VP  | Write Pulse Width                   | 12  |     | 15  |      | 18  |     | 25  |     | ns     |
| чΗ  | Address Hold Time from End of Write | 0   |     | 0   |      | 0   |     | 0   |     | ns     |
| w   | Data Valid to End of Write          | 7   |     | 8   |      | 10  |     | 15  |     | ns     |
| он  | Data Hold Time                      | 0   |     | 0   |      | 0   |     | 0   |     | ns     |
| vz  | Write Enable to Output in High Z    |     | 6   |     | 8    |     | 10  |     | 15  | ns     |
| ow  | Output Active from End of Write     | 2   |     | 2   |      | 2   |     | 3   |     | ns     |
|     | Output Active from End of Write     |     |     |     | 15 M | 2   |     | 3   |     |        |

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) (9)




#### Notes:

- 9.  $\overline{CE}$  and  $\overline{WE}$  must be LOW for WRITE cycle.
- 10. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high impedance state.
- 11. Write Cycle Time is measured from the last valid address to the first transition address.
- Transition is measured ±200mV from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.



### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED)<sup>(9)</sup>



DATA OUT

HIGH IMPEDANCE

**TRUTH TABLE** 

## AC TEST CONDITIONS

|                               |  |                  |    | and the second se |  |                          |
|-------------------------------|--|------------------|----|---|--|--------------------------|
| Input Pulse Levels            | GND to 3.0V  | Mode             | CE | WE  | Output   | Power                    |
| Input Rise and Fall Times     | 3ns  | Standby          | Н  | X   | High Z   | Standby                  |
| Input Timing Reference Level  | 1.5V   | Read             | L  | Н   | D <sub>OUT</sub>   | Active                   |
| Output Timing Reference Level | 1.5V   | Write            | L  | L   | D <sub>IN</sub>  | Active                   |
| Output Load                   | See Figures 1 and 2  | -                |    |   |  |                          |
| D <sub>out</sub>              | 480Ω<br>$30pF* (5pF* for t_{HZ}, t_{LZ}, t_{WZ} and t_{OW})$ | D <sub>out</sub> | =  | _ 30pF*   | = 166.5Ω<br>- <b>///</b><br>(5pF* for t <sub>Hz</sub> ,<br><sub>wz</sub> and t <sub>ow</sub> ) | V <sub>TH</sub> = 1.73 V |

Figure 1. Output Load

Figure 2. Thevenin Equivalent


\* including scope and test fixture.

#### Note:

Because of the ultra-high speed of the P4C1258, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V<sub>cc</sub> and ground planes directly up to the contactor fingers. A 0.01  $\mu F$  high

frequency capacitor is also required between V<sub>cc</sub> and ground. To avoid signal reflections, proper termination must be used; for example, a 50 $\Omega$  test environment should be terminated into a 50 $\Omega$  load with 1.73V (Thevenin Voltage) at the comparator input, and a 116 $\Omega$  resistor must be used in series with D<sub>out</sub> to match 166 $\Omega$  (Thevenin Resistance).

#### **ORDERING INFORMATION**



#### SELECTION GUIDE


The P4C1258 is available in the following temperature, speed and package options.

| Temperature | Package     |       | Spe   | ed    |       |
|-------------|-------------|-------|-------|-------|-------|
| Range       | Fachage     | 15    | 20 C  | 25    | 35    |
| Commercial  | Plastic DIP | -15PC | -20PC | -25PC | -35PC |
|             | Plastic SOJ | -15JC | -20JC | -25JC | -35JC |
| Industrial  | Plastic DIP | -15PI | -20PI | -25PI | -35PI |
|             | Plastic SOJ | -15JI | -20JI | -25JI | -35JI |




| Pkg #  | J4        |         |  |  |  |  |
|--------|-----------|---------|--|--|--|--|
| # Pins | 24 (30    | 00 mil) |  |  |  |  |
| Symbol | Min       | Max     |  |  |  |  |
| А      | 0.128     | 0.148   |  |  |  |  |
| A1     | 0.082     | -       |  |  |  |  |
| b      | 0.016     | 0.020   |  |  |  |  |
| С      | 0.007     | 0.010   |  |  |  |  |
| D      | 0.620     | 0.630   |  |  |  |  |
| е      | 0.050     | BSC     |  |  |  |  |
| E      | 0.335     | BSC     |  |  |  |  |
| E1     | 0.292     | 0.300   |  |  |  |  |
| E2     | 0.267 BSC |         |  |  |  |  |
| Q      | 0.025     | -       |  |  |  |  |

#### SOJ SMALL OUTLINE IC PACKAGE





| Pkg #  | P4           |       |
|--------|--------------|-------|
| # Pins | 24 (300 Mil) |       |
| Symbol | Min          | Max   |
| А      | -            | 0.210 |
| A1     | 0.015        | -     |
| b      | 0.014        | 0.022 |
| b2     | 0.045        | 0.070 |
| С      | 0.008        | 0.014 |
| D      | 1.230        | 1.280 |
| E1     | 0.240        | 0.280 |
| E      | 0.300        | 0.325 |
| е      | 0.100 BSC    |       |
| eB     | -            | 0.430 |
| L      | 0.115        | 0.150 |
| α      | 0°           | 15°   |



#### REVISIONS

| DOCUMENT NUMBER:SRAM123DOCUMENT TITLE:P4C1258 ULTRA HIGH SPEED 64K x 4 STATIC CMOS RAM |               |                    |  |
|--|---------------|--------------------|--|
| REV.   | ISSUE<br>DATE | ORIG. OF<br>CHANGE | DESCRIPTION OF CHANGE                  |
| OR   | Oct-05        | JDB                | New Data Sheet                         |
|  |               |                    |  |
|  |               |                    |  |
|  |               |                    |  |
|  |               |                    | ······································ |
|  |               |                    | 3 B Ch                                 |
|  |               |                    | CON                                    |
|  |               |                    |  |
|  |               | 1                  |  |
|  |               |                    |  |
|  |               |                    |  |
|  |               |                    |  |
|  |               |                    |  |
|  |               |                    |  |
|  |               |                    |  |
|  |               |                    |  |