

4-BIT MICROCONTROLLER

Table of Contents-

1. GENERAL DESCRIPTION

The W742C810 is a high-performance 4-bit microcontroller (μC) that provides an LCD driver. The device contains a 4-bit ALU, two 8-bit timers, two dividers (for two oscillators) in dual-clock operation, a 40 \times 4 LCD driver, six 4-bit I/O ports (including 1 output port for LED driving), and one channel DTMF generator. There are also five interrupt sources and 8-level subroutine nesting for interrupt applications. The W742C810 operates on very low current and has one power reduction mode, that is the dual-clock slow operation, which helps to minimize power dissipation.

2. FEATURES

- Operating voltage: 2.4V−3.6V
- Dual-clock operation
- Main oscillator
- − Connect to 3.58 MHz crystal only
- Sub-oscillator
	- − Connect to 32768 Hz crystal only
- Memory
	-
- − Connect to 32768 Hz crystal only
Memory
− 8192 x 16 bit program ROM (including 32K x 4 bit look-up table)
− 1024 x 4 bit data RAM (including 100) − 1024 x 4 bit data RAM (including 16 nibbles x 16 pages working registers)
	- − 40 x 4 LCD data RAM
- 24 input/output pins
	- − Port for input only: 1 ports/4 pins
	- − Input/output ports: 3 ports/12 pins
	- − High sink current output port for LED driving: 1 port /4 pins
	- − Port for output only: 1 port/ 4 pins
- Power-down mode
	- − Hold function: no operation (main oscillator and sub-oscillator still operate)
	- − Stop function: no operation (only main oscillator stops but sub-oscillator still operates)
	- − Dual-clock slow mode: system is operated by the sub-oscillator (FOSC = Fs and Fm is stopped)
- Five types of interrupts
	- − Four internal interrupts (Divider0, Divider1, Timer 0, Timer 1)
	- − One external interrupt (RC Port)
- LCD driver output
	- − 40 segments x 4 commons
	- − 1/4 duty 1/3 bias driving mode
	- − Clock source should be the sub-oscillator clock in the dual-clock operation mode
- MFP output pin
	- − Output is software selectable as modulating or nonmodulating frequency
	- − Works as frequency output specified by Timer 1

- DTMF output pin
- − Output is one channel Dual Tone Multi-frequency signal for dialling
- Two built-in 14-bit frequency dividers
	- − Divider0: the clock source is the output of the main oscillator
	- − Divider1: the clock source is the output of the sub-oscillator
- Two built-in 8-bit programmable countdown timers
	- − Timer 0: one of two internal clock frequencies (FOSC/4 or FOSC/1024) can be selected
	- − Timer 1: with auto-reload function, and one of three internal clock frequencies (FOSC, FOSC/64 or Fs) can be selected by MR1 register; the specified frequency can be delivered to MFP pin
- determined by code option
- Powerful instruction set: 131 instructions
- 8-level subroutine (include interrupt) nesting

3. PIN CONFIGURATION

4. PIN DESCRIPTION

4.1 Pad List

** Shrink factor: 1.000000; Date: 1997/12/31; Time: 14:46:10

** Window: $(xl = -1410.00, yl = -1595.00)$, $(xh = 1410.00, yh = 1595.00)$

** Windows size: width = 2820.00 , length = 3190.00

Pad List, continued **PAD NO. PAD NAME PIN NAME X Y** 31 | SEG<22> | 39 | -127.28 | -1489.60 32 SEG<23> 40 -3.28 -1489.60 33 SEG<24> 41 120.73 -1489.60 34 | SEG<25> | 42 | 244.73 | -1489.60 35 | SEG<26> | 43 | 368.73 | -1489.60 36 SEG<27> 44 498.73 -1489.60 37 | SEG<28> | 45 | 628.73 | -1489.60 38 SEG<29> 46 758.73 -1489.60 39 | SEG<30> | 47 | 888.73 | -1489.60 40 SEG<31> 48 1018.73 -1489.60 41 SEG<32> 49 1301.23 -1486.30 42 SEG<33> 55 1301.23 1356.30 43 SEG<34> 56 1301.23 -1222.30 44 SEG<35> 57 1301.23 -1100.30 45 | SEG<36> 58 | 1301.23 | 970.30 46 | SEG<37> 59 | 1301.23 | -840.30 47 SEG<38> 60 1301.23 -716.30 48 SEG<39> 61 1301.23 -592.30 50 COM<2> 63 1301.23 -319.90 51 COM<1> 64 1301.23 -179.10 52 | COM<0> | 65 | 1301.23 | -38.30 53 VDD2 66 1301.23 118.90 54 VDD1 67 1301.23 263.55 55 DH2 6 1301.23 411.73 56 DH1 69 1301.23 535.73 57 XOUT2 70 1301.23 659.73 58 | XIN2 | 71 | 1301.23 | 783.73 59 VDD 72 1301.23 907.73 60 | XOUT1 | 73 | 1301.23 | 1075.50 61 XIN1 74 1301.23 1205.50 62 | DTMF | 75 | 1301.23 | 1336.68 63 RES 76 1301.23 1466.70 64 MFP 82 1024.38 1470.00 65 | RA0 | 83 | 894.38 | 1470.00

Pad List, ontinued

5. BLOCK DIAGRAM

6. FUNCTIONAL DESCRIPTION

6.1 Program Counter (PC)

Organized as a 13-bit binary counter (PC0 to PC12), the program counter generates the addresses of the 8192 \times 16 on-chip ROM containing the program instruction words. Before the jump or subroutine call instructions are to be executed, the destination ROM page must be determined first. The confirmation of the ROM page can be done by executing the MOV ROMPR, #I or MOV ROMPR, R instruction. When the interrupt or initial reset conditions are to be executed, the corresponding address will be loaded into the program counter directly. The format used is shown below.

ITEM	ADDRESS	INTERRUPT PRIORITY
Initial Reset	0000H	
INT 0 (Divider0)	0004H	1 _{St}
INT 1 (Timer 0)	0008H	2 _{nd}
INT 2 (Port RC)	000CH	3rd
INT 3 (Divider1)	0014H	4th
INT 4 (Timer 1)	0020H	5th
JP Instruction	XXXXH	
Subroutine Call	XXXXH	

Table 1 Vector address and interrupt priority

6.2 Stack Register (STACK)

The stack register is organized as 13 bits x 8 levels (first-in, last-out). When either a call subroutine or an interrupt is executed, the program counter will be pushed onto the stack register automatically. At the end of a call subroutine or an interrupt service subroutine, the RTN instruction must be executed to pop the contents of the stack register into the program counter. When the stack register is pushed over the eighth level, the contents of the first level will be lost. In other words, the stack register is always eight levels deep.

6.3 Program Memory (ROM)

The read-only memory (ROM) is used to store program codes; the look-up table is arranged as 32768 \times 4 bits. The program ROM is divided into four pages; the size of each page is 2048 \times 16 bits. Total ROM size is therefore 8192 \times 16 bits. Before the jump or subroutine call instructions are to be executed, the destination ROM page must be determined first. The ROM page can be selected by executing the MOV ROMPR, #I or MOV ROMPR, R instruction. However, the branch decision instructions (e.g. JB0, SKB0, JZ, JC, ...) must jump to the same ROM page which the branch decision instructions are located in. The whole ROM range can store both instruction codes and the look-up table. Each look-up table element is composed of 4 bits, so the look-up table can be addressed up to 32768 elements. Instruction MOVC R is used to read the look-up table content and transfer table data to the RAM. But before reading the addressed look-up table content, the content of the look-up table pointer (TAB) must be determined first. The address of the look-up table element is allocated by the content of TAB. The MOV TAB0 (TAB1, TAB2, TAB3), R instructions are used to allocate the address of the wanted look-up table element. The TAB0 register stores the LSB 4 bits of the look-up table address. The organization of the program memory is shown in Figure 6-1.

6.3.1 ROM Page Register (ROMPR)

The ROM page register is organized as a 4-bit binary register. The bit descriptions are as follows:

Note: R/W means read/write available.

Bit 3 & Bit 2 is reserved.

Winbond

Bit 1, Bit 0 ROM page preselect bits:

00 = ROM page 0 (0000H - 07FFH)

01 = ROM page 1 (0800H - 0FFFH)

- 10 = ROM page 2 (1000H 17FFH)
- 11 = ROM page 3 (1800H 1FFFH)

6.4 Data Memory (RAM)

6.4.1 Architecture

The static data memory (RAM) used to store data is arranged as 1024×4 bits. The data RAM is divided into eight banks; each bank has 128×4 bits. Executing the MOV DBKR, WR or MOV DBKR,#I instruction can determine which data bank is used. The data memory can be addressed

directly or indirectly. However, the data bank must be confirmed first; the page in the data bank will be done in the indirect addressing mode, too. In indirect addressing mode, each data bank will be divided into eight pages. Before the data memory is addressed indirectly, the page which the data memory is located in must be confirmed. The organization of the data memory is shown in Figure 6- 2.

Figure 6-2 Data Memory Organization

The 1st and 2nd data bank (00H to 7FH & 80H to FFH) in the data memory can also be used as the working registers (WR). This is also divided into sixteen pages. Each page contains 16 working registers. When one page is used as WR, the others can be used as the normal data memory. The WR page can be switched by executing the MOV WRP, R or MOV WRP, #I instruction. The data memory cannot operate directly with immediate data, but the WR can do so. The relationship between data memory locations and the page register (PAGE) in indirect addressing mode is described in the next sub-section.

6.4.2 Page Register (PAGE)

The page register is organized as a 4-bit binary register. The bit descriptions are as follows:

Note: R/W means read/write available.

Bit 3 is reserved.

Bit 2, Bit 1, Bit 0 Indirect addressing mode preselect bits in one data bank:

 000 = Page 0 (00H - 0FH) 001 = Page 1 (10H - 1FH) 010 = Page 2 (20H - 2FH) 011 = Page 3 (30H - 3FH) 100 = Page 4 (40H - 4FH) $101 = Page 5 (50H - 5FH)$ 110 = Page 6 (60H - 6FH) 111 = Page 7 (70H - 7FH)

6.4.3 WR Page Register (WRP)

The WR page register is organized as a 4-bit binary register. The bit descriptions are as follows:

ESPARATE

Note: R/W means read/write available.

Bit 3, Bit 2, Bit 1, Bit 0 Working registers page preselect bits:

 0000 = WR Page 0 (00H - 0FH) 0001 = WR Page 1 (10H - 1FH) 0010 = WR Page 2 (20H - 2FH) 0011 = WR Page 3 (30H - 3FH) $0100 = WR$ Page 4 (40H - 4FH) 0101 = WR Page 5 (50H - 5FH) 0110 = WR Page 6 (60H - 6FH) $0111 = WR$ Page 7 (70H - 7FH) $1000 = WR$ Page 8 (80H - 8FH) 1001 = WR Page 9 (90H - 9FH) 1010 = WR Page A (A0H - AFH) 1011 = WR Page B (B0H - BFH) 1100 = WR Page C (C0H - CFH) 1101 = WR Page D (D0H - DFH) 1110 = WR Page E (E0H - EFH) $1111 = WR$ Page F (F0H - FFH)

6.4.4 Data Bank Register (DBKR)

The data bank register is organized as a 4-bit binary register. The bit descriptions are as follows:

Note: R/W means read/write available.

Bit 3 is reserved.

Bit 2, Bit 1, Bit 0 Data memory bank preselect bits:

 000 = Data bank 0 (000H - 07FH) 001 = Data bank 1 (080H - 0FFH) 010 = Data bank 2 (100H - 17FH) 011 = Data bank 3 (180H - 1FFH) 100 = Data bank 4 (200H - 27FH) 101 = Data bank 5 (280H - 2FFH) 110 = Data bank 6 (300H - 37FH) 111 = Data bank 7 (380H - 3FFH)

6.5 Accumulator (ACC)

The accumulator (ACC) is a 4-bit register used to hold results from the ALU and transfer data between the memory, I/O ports, and registers.

6.6 Arithmetic and Logic Unit (ALU)

This is a circuit which performs arithmetic and logic operations. The ALU provides the following functions:

- Logic operations: ANL, XRL, ORL
- Branch decisions: JB0, JB1, JB2, JB3, JNZ, JZ, JC, JNC, DSKZ, DSKNZ, SKB0, SKB1, SKB2, SKB3
- Shift operations: SHRC, RRC, SHLC, RLC
- Binary additions/subtractions: ADC, SBC, ADD, SUB, ADU, DEC, INC

After any of the above instructions are executed, the status of the carry flag (CF) and zero flag (ZF) is stored in the internal registers. CF can be read out by executing MOV R, CF.

6.7 Main Oscillator

The W742C810 provides a crystal oscillation circuit to generate the system clock through external connections. The 3.58 MHz crystal must be connected to XIN1 and XOUT1, and a capacitor must be connected to XIN1 and VSS if an accurate frequency is needed.

Figure 6-3 System clock oscillator Configuration

6.8 Sub-Oscillator

The sub-oscillator is used in dual-clock operation mode. In the sub-oscillator application, only the 32768 Hz crystal can be connected to XIN2 and XOUT2, and a capacitor must be connected to XIN2 and VSS if an accurate frequency is needed. The sub-oscillator will be oscillatory continuously in STOP mode.

6.9 Dividers

Each divider is organized as a 14-bit binary up-counter designed to generate periodic interrupts. When the main oscillator starts action, the Divider0 is incremented by each clock (Fosc). When an overflow occurs, the Divider0 event flag is set to 1 (EVF.0 = 1). Then, if the Divider0 interrupt enable flag has been set (IEF.0 = 1), the interrupt is executed, while if the hold release enable flag has been set (HEF.0 = 1), the hold state is terminated. The last 4-stage of the Divider0 can be reset by executing CLR DIVR0 instruction. If the main oscillator is connected to the 32768 Hz crystal, the EVF.0 will be set to 1 periodically at the period of 500 mS.

If the sub-oscillator starts action, the Divider1 is incremented by each clock (Fs). When an overflow occurs, the Divider1 event flag is set to 1 (EVF.4 = 1). Then, if the Divider1 interrupt enable flag has been set (IEF.4 = 1), the interrupt is executed, while if the hold release enable flag has been set (HEF.4 = 1), the hold state is terminated. The last 4-stage of the Divider1 can be reset by executing CLR DIVR1 instruction. The same as with EVF.0, the EVF.4 is set to 1 periodically. However, there

are two period times (125 mS & 500 mS) that can be selected by setting the SCR.3 bit. When SCR.3 $= 0$ (default), the 500 mS period time is selected; SCR.3 $= 1$, the 125 mS period time is selected.

6.10 Dual-clock operation

In the dual-clock mode, the clock source of the LCD frequency selector should be the sub-oscillator clock (32768 Hz) only. So when the STOP instruction is executing, the LCD will keep working in the dual-clock mode.

In this dual-clock mode, the normal operation is performed by generating the system clock from the main-oscillator clock (Fm). The slow operation can be performed as required by generating the system clock from the sub-oscillator clock (Fs). The exchange of the normal operation and the slow operation is performed by resetting or setting the bit 0 of the System clock Control Register (SCR). If the SCR.0 is reset to 0, the clock source of the system clock generator is main-oscillator clock; if the SCR.0 is set to 1, the clock source of the system clock generator is sub-oscillator clock. In the dualclock mode, the main-oscillator can stop oscillating when the STOP instruction is executing or the SCR.1 is set to 1.

When the SCR is set or reset, we must be careful in the following cases

- 1. X000B \rightarrow X011B: we should not exchange the Fosc from Fm into Fs and disable Fm simultaneously. We can first exchange the Fosc from Fm into Fs, then disable the main-oscillator. So the order should be X000B→X001B→X011B.
- 2. X011B \rightarrow X000B; we should not enable Fm and exchange the Fosc from Fs into Fm simultaneously. We can first enable the main-oscillator; the 2nd step is calling a delay subroutine to wait until the main-oscillator is oscillating stably; then the last step is to exchange the FOSC from Fs into Fm. So the order should be X011B→X001B→delay the Fm oscillating stably time→X000B.

We must remember that the X010B state is inhibitive, because it will induce the system shutdown.

The organization of the dual-clock operation mode is shown in Figure 6-4.

Figure 6-4 Organization of the dual-clock operation mode

6.11 Watchdog Timer (WDT)

The watchdog timer (WDT) is organized as a 4-bit up counter designed to prevent the program from unknown errors. When the corresponding option code bit of the WDT set to 1, the WDT is enabled, and if the WDT overflows, the chip will be reset. At initial reset, the input clock of the WDT is FOSC/2048. The input clock of the WDT can be switched to FOSC/16384 (or FOSC/2048) by setting SCR.2 to 1 (or clearing SCR.2 to 0). The contents of the WDT can be reset by the instruction CLR WDT. In normal operation, the application program must reset WDT before it overflows. A WDT overflow indicates that operation is not under control and the chip will be reset. The WDT overflow period is 1S when the system clock (FOSC) is 32 KHz and WDT clock input is FOSC/2048. When the corresponding option code bit of the WDT set to 0, the WDT function is disabled. The organization of the Divider0 and watchdog timer is shown in Figure 6-5.

6.12 Timer/Counter

6.12.1 Timer 0 (TM0)

Timer 0 (TM0) is a programmable 8-bit binary down-counter. The specified value can be loaded into TM0 by executing the MOV TM0L(TM0H),R instructions. When the MOV TM0L(TMOH),R instructions are executed, it will stop the TM0 down-counting (if the TM0 is down-counting) and reset the MR0.3 to 0, and the specified value can be loaded into TM0. We can then set MR0.3 to 1; this will cause the event flag 1 (EVF.1) to be reset, and the TM0 will start to count. When it decrements to FFH, Timer 0 stops operating and generates an underflow (EVF.1 = 1). Then, if the Timer 0 interrupt enable flag has been set (IEF.1 = 1), the interrupt is executed, while if the hold release enable flag 1 has been set (HEF.1 = 1), the hold state is terminated. The Timer 0 clock input can be set as FOSC/1024 or FOSC/4 by setting MR0.0 to 1 or resetting MR0.0 to 0. The default timer value is FOSC/4. The organization of Timer 0 is shown in Figure 6-6.

If the Timer 0 clock input is FOSC/4:

Desired Timer 0 interval = (preset value +1) \times 4 \times 1/ Fosc

If the Timer 0 clock input is FOSC/1024:

Desired Timer 0 interval = (preset value +1) \times 1024 \times 1/ Fosc

Preset value: Decimal number of Timer 0 preset value

FOSC: Clock oscillation frequency

6.12.2 Timer 1 (TM1)

Figure 6-6 Organization of Timer 0

Timer 1 (TM1) is also a programmable 8-bit binary down counter, as shown in Figure 6-7. Timer 1 can be used as to output an arbitrary frequency to the MFP pin. The input clock of Timer 1 can be one of three sources: FOSC/64, FOSC or FS. The source can be selected by setting bit 0 and bit1 of mode register 1 (MR1). At initial reset, the Timer 1 clock input is Fosc. When the MOV TM1L, R or MOV TM1H,R instruction is executed, the specified data are loaded into the auto-reload buffer and the TM1 down-counting will keep going on. If the bit 3 of MR1 is set (MR1.3 = 1), the content of the autoreload buffer will be loaded into the TM1 down counter, Timer 1 starts to down count, and the event flag 7 is reset (EVF.7 = 0). When the timer decrements to FFH, it will generate an underflow (EVF.7 = 1) and be auto-reloaded with the specified data, after which it will continue to count down. Then, if interrupt enable flag 7 has been set to 1 (IEF.7 = 1), an interrupt is executed; if hold mode release enable flag 7 is set to 1 (HEF.7 = 1), the hold state is terminated. The specified frequency of Timer 1 can be delivered to the MFP output pin by programming bit2 of MR1. Bit 3 of MR1 can be used to make Timer 1 stop or start counting.

In a case where Timer 1 clock input is FT:

Desired Timer 1 interval = (preset value $+1$) / FT

Desired frequency for MFP output pin = $FT \div$ (preset value + 1) \div 2 (Hz)

Preset value: Decimal number of Timer 1 preset value

FOSC: Clock oscillation frequency

Figure 6-7 Organization of Timer 1

For example, when FT equals 32768 Hz, depending on the preset value of TM1, the MFP pin will output a single tone signal in the tone frequency range from 64 Hz to 16384 Hz. The relation between the tone frequency and the preset value of TM1 is shown in the table below.

Table2 The relation between the tone frequency and the preset value of TM1

Note: Central tone is A4 (440 Hz).

6.12.3 Mode Register 0 (MR0)

Mode Register 0 is organized as a 4-bit binary register (MR0.0 to MR0.3). MR0 can be used to control the operation of Timer 0. The bit descriptions are as follows:

Note: W means write only.

Bit $0 = 0$ The fundamental frequency of Timer 0 is Fosc/4.

- = 1 The fundamental frequency of Timer 0 is FOSC/1024.
- Bit 1 & Bit 2 are reserved
- Bit $3 = 0$ Timer 0 stops down-counting.
	- = 1 Timer 0 starts down-counting.

6.12.4 Mode Register 1 (MR1)

Mode Register 1 is organized as a 4-bit binary register (MR1.0 to MR1.3). MR1 can be used to control the operation of Timer 1. The bit descriptions are as follows:

$$
MR1 \quad \begin{array}{c|ccccc} & 3 & 2 & 1 & 0 \\ \hline W & W & W & W \\ \end{array}
$$

Note: W means write only.

- Bit $0 = 0$ The internal fundamental frequency of Timer 1 is Fosc.
	- = 1 The internal fundamental frequency of Timer 1 is FOSC/64.
- Bit $1 = 0$ The fundamental frequency source of Timer 1 is the internal clock.
	- = 1 The fundamental frequency source of Timer 1 is the sub-oscillator frequency FS (32.768 KHz).
- Bit $2 = 0$ The specified waveform of the MFP generator is delivered at the MFP pin.
	- = 1 The specified frequency of Timer 1 is delivered at MFP pin.
- Bit $3 = 0$ Timer 1 stops down-counting.
	- = 1 Timer 1 starts down-counting.

6.13 Interrupts

The W742C810 provides four internal interrupt sources (Divider 0, Divider 1, Timer 0, Timer 1) and one external interrupt source (port RC). Vector addresses for each of the interrupts are located in the range of program memory (ROM) addresses 004H to 020H. The flags IEF, PEF, and EVF are used to control the interrupts. When EVF is set to "1" by hardware and the corresponding bits of IEF and PEF have been set by software, an interrupt is generated. When an interrupt occurs, all of the interrupts are inhibited until the EN INT or MOV IEF,#I instruction is invoked. The interrupts can also be disabled by executing the DIS INT instruction. When an interrupt is generated in hold mode, the hold mode will be released momentarily and interrupt subroutine will be executed. After the RTN instruction is executed in an interrupt subroutine, the μC will enter hold mode again. The operation flow chart is shown in Figure 6-9. The control diagram is shown below.

Figure 6-8 Interrupt event control duagram

6.14 Stop Mode Operation

In stop mode, all operations of the μC cease (excluding the operation of the sub-oscillator and Divider 1 and LCD driver), and MFP pin is kept to high state. The μC enters stop mode when the STOP instruction is executed and exits stop mode when an external trigger is activated (by a falling signal on the RC). When the designated signal is accepted, the μ C awakens and executes the next instruction. To prevent erroneous execution, the NOP instruction should follow the STOP command. However, in the dual-clock slow operation mode, the STOP instruction will disable the main-oscillator; the μC system is still operated by the sub-oscillator.

6.14.1 Stop Mode Wake-up Enable Flag for RC Port (SEF)

The stop mode wake-up flag for port RC is organized as a 4-bit binary register (SEF.0 to SEF.3). set first. The SEF is controlled by the MOV SEF, #I instruction. The bit descriptions are as follows:

Note: W means write only.

 $SEF.0 = 1$ Device will exit stop mode when falling edge signal is applied to pin RC.0 SEF.1 = 1 Device will exit stop mode when falling edge signal is applied to pin RC.1 $SEF.2 = 1$ Device will exit stop mode when falling edge signal is applied to pin RC.2 $SEF.3 = 1$ Device will exit stop mode when falling edge signal is applied to pin RC.3

6.15 Hold Mode Operation

In hold mode, all operations of the μ C cease, except for the operation of the oscillator, Timer, Divider, LCD driver, DTMF generator and MFP generator. The μC enters hold mode when the HOLD instruction is executed. The hold mode can be released in one of five ways: by the action of timer 0, timer 1, divider 0, divider 1, or the RC port. Before the device enters the hold mode, the HEF, PEF, and IEF flags must be set to define the hold mode release conditions. For more details, refer to the instruction-set table and the following flow chart.

Figure 6-9 Hold Mode and Interrupt Operation Flow Chart

6.15.1 Hold Mode Release Enable Flag (HEF)

The hold mode release enable flag is organized as an 8-bit binary register (HEF.0 to HEF.7). The HEF is used to control the hold mode release conditions. It is controlled by the MOV HEF, #I instruction. The bit descriptions are as follows:

Note: W means write only.

HEF.0 = 1 Overflow from the Divider 0 causes Hold mode to be released.

- HEF.1 = 1 Underflow from Timer 0 causes Hold mode to be released.
- HEF.2 = 1 Signal change at port RC causes Hold mode to be released.

HEF.3 is reserved.

HEF.4 = 1 Overflow from the Divider 1 causes Hold mode to be released.

HEF.5 & HEF.6 are reserved.

HEF.7 = 1 Underflow from Timer 1 causes Hold mode to be released.

6.15.2 Interrupt Enable Flag (IEF)

The interrupt enable flag is organized as an 8-bit binary register (IEF.0 to IEF.7). These bits are used to control the interrupt conditions. It is controlled by the MOV IEF, #I instruction. When one of these interrupts is accepted, the corresponding bit of the event flag will be reset, but the other bits are unaffected. In interrupt subroutine, these interrupts will be disabled till the instruction MOV IEF, #I or EN INT is executed again. Otherwise, these interrupts can be disabled by executing DIS INT instruction. The bit descriptions are as follows:

Note: W means write only.

IEF.0 = 1 Interrupt 0 is accepted by overflow from the Divider 0.

 $IEF.1 = 1$ Interrupt 1 is accepted by underflow from the Timer 0.

 $IEF.2 = 1$ Interrupt 2 is accepted by a signal change at port RC.

IEF.3 is reserved.

IEF.4 = 1 Interrupt 0 is accepted by overflow from the Divider 1.

IEF.5 & IEF.6 are reserved.

 $IEF.7 = 1$ Interrupt 7 is accepted by underflow from Timer 1.

6.15.3 Port Enable Flag (PEF)

The port enable flag is organized as a 4-bit binary register (PEF.0 to PEF.3). Before port RC may be used to release the hold mode or preform interrupt function, the content of the PEF must be set first. The PEF is controlled by the MOV PEF, #I instruction. The bit descriptions are as follows:

Note: W means write only.

PEF.0: Enable/disable the signal change at pin RC.0 to release hold mode or perform interrupt.

PEF.1: Enable/disable the signal change at pin RC.1 to release hold mode or perform interrupt.

PEF.2: Enable/disable the signal change at pin RC.2 to release hold mode or perform interrupt.

PEF.3: Enable/disable the signal change at pin RC.3 to release hold mode or perform interrupt.

6.15.4 Hold Mode Release Condition Flag (HCF)

The hold mode release condition flag is organized as an 8-bit binary register (HCF.0 to HCF.7). It indicates by which interrupt source the hold mode has been released, and is loaded by hardware. The HCF can be read out by the MOVA R, HCFL and MOVA R, HCFH instructions. When any of the HCF bits is "1," the hold mode will be released and the HOLD instruction is invalid. The HCF can be reset by the CLR EVF or MOV HEF,#I (HEF = 0) instructions. When EVF and HEF have been reset, the corresponding bit of HCF is reset simultaneously. The bit descriptions are as follows:

Note: R means read only.

HCF.0 = 1 Hold mode was released by overflow from the divider $0.$ HCF.1 = 1 Hold mode was released by underflow from the timer 0 . HCF.2 = 1 Hold mode was released by a signal change at port RC. HCF.3 is reserved. HCF.4 = 1 Hold mode was released by overflow from the divider 1.

HCF.5 = 1 Hold mode was released by underflow from the timer 1.

HCF.6 and HCF.7 are reserved.

6.15.5 Event Flag (EVF)

The event flag is organized as an 8-bit binary register (EVF.0 to EVF.7). It is set by hardware and reset by CLR EVF,#I instruction or the occurrence of an interrupt. The bit descriptions are as follows:

Note: W means write only.

EVF.0 = 1 Overflow from divider 0 occurred.

 $EVF.1 = 1$ Underflow from timer 0 occurred.

EVF.2 = 1 Signal change at port RC occurred.

EVF.3 is reserved.

EVF.4 = 1 Overflow from divider 1 occurred.

EVF.5 & EVF.6 are reserved.

EVF.7 = 1 Underflow from Timer 1 occurred.

6.16 Reset Function

The W742C810 is reset either by a power-on reset or by using the external RES pin. The initial state of the W742C810 after the reset function is executed is described below.

Table 3 The initial state after the reset function is executed

6.17 Input/Output Ports RA, RB & RD

Port RA consists of pins RA.0 to RA.3. Port RB consists of pins RB.0 to RB.3. Port RD consists of pins RD.0 to RD.3. At initial reset, input/output ports RA, RB and RD are all in input mode. When RA, RB are used as output ports, CMOS or NMOS open drain output type can be selected by the PM0 register. But when RD is used as output port, the output type is just fixed to be CMOS output type. Each pin of port RA, RB and RD can be specified as input or output mode independently by the PM1, PM2 and PM5 registers. The MOVA R, RA or MOVA R, RB or MOVA R, RD instructions operate the input functions and the MOV RA, R or MOV RB, R or MOV RD, R operate the output functions. For more details, refer to the instruction table and Figure 6-10 and Figure 6-11.

Figure 6-10 Architecture of RA (RB) Input/Output Pins

Figure 6-11 Architecture of RD Input/Output pins

6.17.1 Port Mode 0 Register (PM0)

The port mode 0 register is organized as a 4-bit binary register (PM0.0 to PM0.3). PM0 can be used to determine the structure of the input/output ports; it is controlled by the MOV PM0, #I instruction. The bit descriptions are as follows:

Note: W means write only.

Bit $0 = 0$ RA port is CMOS output type. Bit $0 = 1$ RA port is NMOS open drain output type. Bit $1 = 0$ RB port is CMOS output type. Bit $1 = 1$ RB port is NMOS open drain output type. Bit $2 = 0$ RC port pull-high resistor is disabled. Bit $2 = 1$ RC port pull-high resistor is enabled. Bit 3 is reserved.

6.17.2 Port Mode 1 Register (PM1)

The port mode 1 register is organized as a 4-bit binary register (PM1.0 to PM1.3). PM1 can be used to control the input/output mode of port RA. PM1 is controlled by the MOV PM1, #I instruction. The bit descriptions are as follows:

Note: W means write only.

Bit $0 = 0$ RA.0 works as output pin: Bit $0 = 1$ RA.0 works as input pin Bit $1 = 0$ RA.1 works as output pin; Bit $1 = 1$ RA.1 works as input pin Bit $2 = 0$ RA.2 works as output pin; Bit $2 = 1$ RA.2 works as input pin Bit $3 = 0$ RA.3 works as output pin; Bit $3 = 1$ RA.3 works as input pin At initial reset, port RA is input mode (PM1 = $1111B$).

6.17.3 Port Mode 2 Register (PM2)

The port mode 2 register is organized as a 4-bit binary register (PM2.0 to PM2.3). PM2 can be used to control the input/output mode of port RB. PM2 is controlled by the MOV PM2, #I instruction. The bit descriptions are as follows:

Note: W means write only.

At initial reset, the port RB is input mode (PM2 = 1111B).

6.17.4 Port Mode 5 Register (PM5)

The port mode 5 register is organized as a 4-bit binary register (PM5.0 to PM5.3). PM5 can be used to control the input/output mode of port RD. PM5 is controlled by the MOV PM5, #I instruction. The bit descriptions are as follows:

Note: W means write only.

At initial reset, the port RD is input mode (PM5 = 1111B).

6.18 Input Ports RC

Port RC consists of pins RC.0 to RC.3. Each pin of port RC can be connected to a pull-up resistor, which is controlled by the port mode 0 register(PM0). When the PEF, HEF, and IEF corresponding to the RC port are set, a signal change at the specified pins of port RC will execute the hold mode release or interrupt subroutine. Port status register 0 (PSR0) records the status of ports RC, i.e., any signal changes on the pins that make up the ports. PSR0 can be read out and cleared by the MOV R, PSR0, and CLR PSR0 instructions. In addition, the falling edge signal on the pin of port RC specified by the instruction MOV SEF, #I will cause the device to exit the stop mode. Refer to Figure 6-12 and the instruction table for more details.

Figure 6-12 Architecture of Input Ports RC

6.18.1 Port Status Register 0 (PSR0)

Port status register 0 is organized as a 4-bit binary register (PSR0.0 to PSR0.3). PSR0 can be read or cleared by the MOVA R, PSR0, and CLR PSR0 instructions. The bit descriptions are as follows:

Note: R means read only.

- Bit $0 = 1$ Signal change at RC.0
- Bit $1 = 1$ Signal change at RC.1
- Bit $2 = 1$ Signal change at RC.2
- Bit $3 = 1$ Signal change at RC.3

6.19 Output Port RE & RF

Output port RE is used as an output of the internal RT port. When the MOV RE, R instruction is executed, the data in the RAM will be output to port RT through port RE. It provides a high sink current to drive an LED. RF port is just used as an output port. When the MOV RF, R instruction is executed, the data in the RAM will be output to RF.

6.20 DTMF Output Pin (DTMF)

This pin should output the dual tone multi-frequency signal from the DTMF generator. There is a DTMF register that can specify the wanted low/high frequency, and the Dual Tone Control Register (DTCR) can control whether the dual tone will be output or not. The tones are divided into two groups (low group and high group); one tone from each group is selected to represent a digit. The relation between the DTMF signal and the corresponding touch tone keypad is shown in Figure 6-13.

Figure 6-13 The relation between the touch tone keypad and the frequency

6.20.1 DTMF register

DTMF register is organized as a 4-bit binary register. By controlling the DTMF register, one tone of the low/high group can be selected. The MOV DTMF,R instruction can specify the wanted tones. The bit descriptions are as follows:

Note: W means write only.

Note: X means this bit do not care.

6.20.2 Dual Tone Control Register (DTCR)

Dual tone control register is organized as a 4-bit binary register. The output of the dual or single tone will be controlled by this register. The MOV DTCR,#I instruction can specify the wanted status. The bit descriptions are as follows:

Note: W means write only.

Bit $0 = 1$ Low group tone output is enabled.

Bit $1 = 1$ High group tone output is enabled.

Bit $2 = 1$ DTMF output is enabled. When Bit 2 is reset to 0, the DTMF output pin will be Hi-Z state.

Bit 3 is reserved.

6.21 MFP Output Pin (MFP)

The MFP output pin can output the Timer 1 clock or the modulation frequency; the output of the pin is determined by mode register 1 (MR1). The organization of MR1 is shown in Figuer 6-7. When bit 2 of MR1 is reset to "0," the MFP output can deliver a modulation output in any combination of one signal from among DC, 4096Hz, 2048Hz, and one or more signals from among 128 Hz, 64 Hz, 8 Hz, 4 Hz, 2 Hz, or 1 Hz (when using a 32.768 KHz crystal). The MOV MFP, #I instruction is used to specify the modulation output combination. The data specified by the 8-bit operand and the MFP output pin are shown on the next page.

6.22 LCD Controller/Driver

The W742C810 can directly drive an LCD with 40 segment output pins and 4 common output pins for a total of 40×4 dots. The LCD driving mode is $1/3$ bias $1/4$ duty. The alternating frequency of the LCD can be set as Fw/64, Fw/128, Fw/256, or Fw/512. The structure of the LCD alternating frequency (FLCD) is shown in Figure 6-14.

Figure 6-14 LCD alternating frequency (FLCD) circuit diagram

Fw = 32.768 KHz, the LCD frequency is as shown in the table below.

Table 5 The relartionship between the FLCD and the duty cycle

Corresponding to the 40 LCD drive output pins, there are 40 LCD data RAM segments. Instructions such as MOV LPL,R, MOV LPH,R, MOV @LP,R, and MOV R,@LP are used to control the LCD data RAM. The data in the LCD data RAM are transferred to the segment output pins automatically without program control. When the bit value of the LCD data RAM is "1," the LCD is turned on. When the bit value of the LCD data RAM is "0," LCD is turned off. The contents of the LCD data RAM (LCDR) are sent out through the segment0 to segment39 pins by a direct memory access. The relation between the LCD data RAM and segment/common pins is shown below.

The LCDON instruction turns on the LCD display (even in HOLD mode), and the LCDOFF instruction turns off the LCD display. At initial reset, all the LCD segments are unlit. When the initial reset state ends, the LCD display is turned off automatically. To turn on the LCD display, the instruction LCDON must be executed.

6.22.1 LCD RAM addressing method

There are 40 LCD RAMs (LCDR00 - LCDR27) that should be indirectly addressed. The LCD RAM pointer (LP) is used to point to the address of the wanted LCD RAM. The LP is organized as 6-bit binary register. The MOV LPL,R and MOV LPH,R instructions can load the LCD RAM address to the LP from R. The MOV @LP,R and MOV R,@LP instructions can access the pointed LCD RAM content.

6.22.2 The output waveforms for the LCD driving mode

1/3 bias 1/4 duty Lighting System (Example)

Normal Operating Mode

The power connections for the 1/3 bias 1/4 duty LCD driving mode are shown below.

 \mathbb{R}

7. ABSOLUTE MAXIMUM RATINGS

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

8. DC CHARACTERISTICS

9. AC CHARACTERISTICS

10. INSTRUCTION SET TABLE

Instruction Set Table, continued

Instruction set, continued

Instruction set, continued

11. PACKAGE DIMENSIONS

100-pin QFP

Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5792766 http://www.winbond.com.tw/ Voice & Fax-on-demand: 886-2-27197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-27190505 FAX: 886-2-27197502

Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Winbond Electronics North America Corp. Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2727 N. First Street, San Jose, CA 95134, U.S.A. TEL: 408-9436666 FAX: 408-5441798

 Note: All data and specifications are subject to change without notice.