

OVERVIEW

The SM8580AM is a real-time clock IC based on a 32.768kHz crystal oscillator, which features a 4-bit parallel interface for communication with an external microcontroller. It comprises second-counter to year-counter clock and calendar circuits that feature automatic leap-year adjustment up to year 2099, alarm and timer interrupt functions, clock counter change detect functions, ±30-second correction function, time error correction function, and built-in temperature sensor. The 4-bit parallel interface is compatible with general-purpose SRAM over a high-speed bus.

FEATURES


- High-speed bus 4-bit parallel interface
- Date, day, hour, minute, and second-counter presettable alarm interrupt
- 1/4096 seconds to 255 minutes presettable interval timer interrupt function
- 2 software-maskable alarm and timer interrupt outputs
- Clock counter change detect functions
- 4-digit western calendar display
- Automatic leap year correction up to year 2099
- ±30-second adjust function
- -195 to +192ppm time error correction range
- Built-in temperature sensor (analog voltage output)
- 2.4 to 5.5V interface voltage range
- 1.6 to 5.5V clock voltage range
- 0.6µA/3V (typ) current consumption

ORDERING INFORMATION

Device	Package
SM8580AM	24-pin SSOP


PINOUT

(Top view)




PACKAGE DIMENSIONS

(Unit: mm)



BLOCK DIAGRAM



SM8580AM

PIN DESCRIPTION

Number	Name	1/0	Function ¹
1	CE0N	ı	Chip enable 0 input with built-in pull-up resistor. The SM8580AM can be accessed when CE0N is LOW and CE1 is HIGH.
2	FCON	I	FOUT output frequency select control input (when CE1 is HIGH). 32.768kHz fixed frequency output when FCON is LOW. Output frequency determined by bit FD when FCON is HIGH (when FE bit is 1). Note that a HIGH-level voltage should be applied to FCON to avoid unwanted 32.768kHz output during backup.
3	FOUT	0	Frequency set register, frequency output (CMOS output)
4	VTEMP	0	Temperature voltage output (analog output)
5	AIRQN	0	Alarm interrupt output (N-channel open-drain output)
6	TIRQN	0	Timer interrupt output (N-channel open-drain output)
7	A0	ı	
8	A1	ı	Address inputs. Connect to the microcontroller address bus.
9	A2	1	The selected register address is input on this bus when accessing the SM8580AM (positive logic).
10	A3	ı	
11	RDN	1	Read strobe input. Data can be read from SM8580AM when RDN is LOW and WRN is HIGH. An error will occur if both RDN and WRN are simultaneously LOW.
12	VSS	-	Ground
13	WRN	1	Write strobe input. Data can be written to \$M8580AM when RDN is HIGH and WRN is LOW. An error will occur if both RDN and WRN are simultaneously LOW.
14	D3	I/O	C
15	D2	I/O	Data bus input/outputs.
16	D1	1/0	Connect to the microcontroller data bus.
17	D0	I/O	
18	CE1	1	Chip enable 1 input with built-in pull-down resistor. The SM8580AM can be accessed when CE0N is LOW and CE1 is HIGH. FOUT is in output mode when CE1 is HIGH, regardless of the state of CE0N. FOUT is high impedance when CE1 is LOW.
19	NC	-	No connection
20	NC	-	No connection
21	NC	-	No connection
22	XTN	0	Oscillator output, with built-in oscillator capacitance C _D
23	XT	ı	Oscillator output, with built-in oscillator capacitance C _G
24	VDD	_	Supply

^{1.} Connect a 0.1µF capacitor between VDD and VSS.

FOUT Output and SM8580AM Access Relationship

CEON	CE1	FCON	FE bit	FOUT output	SM8580AM accessible
HIGH	LOW	×	× High impedance		No
LOW	LOW	×	×	High impedance	No
		LOW	0 32.768kHz output		No
HIGH	HIGH	LOW	1	32.768kHz output	No
пійп	пічп	HIGH	0	High impedance	No
		HIGH	1	FD bit select frequency output	No
		LOW	0	32.768kHz output	Yes
LOW	пісп	LOW	1	32.768kHz output	Yes
LOW	LOW HIGH HIGH		0	High impedance	Yes
		HIGH	1	FD bit select frequency output	Yes

SPECIFICATIONS

Absolute Maximum Ratings

$$V_{SS} = 0V$$

Absolute Maxillulli na	unigs			
$V_{SS} = 0V$			2 32 35	
Parameter	Symbol	Condition	Rating	Unit
Supply voltage range	V _{DD}	4 32	-0.3 to 7.0	V
Input voltage range	V _{IN}	All inputs, D0 to D3	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Output voltage range	V _{OUT1}	TIRQN, AIRQN	V _{SS} – 0.3 to 8.0	V
Output voltage range	V _{OUT2}	FOUT, D0 to D3, VTEMP	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Storage temperature range	T _{stg}		-55 to 125	°C

Recommended Operating Conditions

$$V_{SS} = 0V$$

Parameter	Symbol	Condition	Rating	Unit
Supply voltage range	V _{DD}		2.4 to 5.5	٧
Clock supply voltage range	V _{CLK}		1.6 to 5.5	V
Operating temperature range	T _{opr}		-40 to 85	°C

DC Electrical Characteristics

 V_{SS} = 0V, V_{DD} = 1.6 to 5.5V, Ta = -40 to 85°C unless otherwise noted.

Dawana atau	Cumbal		Condition		Rating		Unit
Parameter	Parameter Symbol Condition		min	typ	max	Unit	
Current consumption 1	I _{DD1}	V _{DD} = 5V	CEON = RDN = WRN = V _{DD} ,	-	1.0	2.0	μΑ
Current consumption 2	I _{DD2}	V _{DD} = 3V	A0 to A3 = D0 to D3 = V_{DD} or V_{SS} , CE1 = FCON = V_{SS} , AIRQN = TIRQN = FOUT = V_{DD} , VTEMP output OFF (TEMP bit = 0)	_	0.6	1.0	μА
Current consumption 3	I _{DD3}	V _{DD} = 5V	Ta = 25°C,	-	50	75	μΑ
Current consumption 4	I _{DD4}	V _{DD} = 3V	CEON = RDN = WRN = V_{DD} , A0 to A3 = D0 to D3 = V_{DD} or V_{SS} , CE1 = FCON = V_{SS} , AIRQN = TIRQN = FOUT = V_{DD} , VTEMP output ON (TEMP bit = 1)	-	40	60	μА
Current consumption 5	I _{DD5}	V _{DD} = 5V	CEON = CE1 = RDN = WRN = V _{DD} ,	-	3.0	7.5	μΑ
Current consumption 6	I _{DD6}	V _{DD} = 3V	A0 to A3 = D0 to D3 = V_{SS} , FCON = V_{SS} , AIRQN = TIRQN = FOUT = VTEMP = Hi-Z, VTEMP output OFF (TEMP bit = 0), FOUT = 32kHz output, C_L = 0pF	- 43	1.7	4.5	μΑ
Current consumption 7	I _{DD7}	V _{DD} = 5V	CEON = CE1 = RDN = WRN = V _{DD} ,	连加	8.0	20	μΑ
Current consumption 8	I _{DD8}	V _{DD} = 3V	A0 to A3 = D0 to D3 = V_{SS} , FCON = V_{SS} , AIRQN = TIRQN = FOUT = VTEMP = Hi-Z, VTEMP output OFF (TEMP bit = 0), FOUT = 32kHz output, C_L = 30pF	n.c	5.0	12	μА
HIGH-level input voltage 1	V _{IH1}	V _{DD} = 4.5 to 5.5V,		2.2	-	V _{DD} + 0.3	٧
LOW-level input voltage 1	V _{IL1}	CEON, FCC	DN, RDN, WRN, A0 to A3, D0 to D3	V _{SS} - 0.3	-	0.8	٧
HIGH-level input voltage 2	V _{IH2}	V _{DD} = 2.4 t	o 3.6V,	0.8V _{DD}	-	V _{DD} + 0.3	٧
LOW-level input voltage 2	V _{IL2}	CEON, FCC	DN, RDN, WRN, A0 to A3, D0 to D3	V _{SS} - 0.3	-	0.2V _{DD}	٧
HIGH-level input voltage 3	V _{IH3}	V _{DD} = 1.6 t	o 5.5V,	0.8V _{DD}	-	V _{DD} + 0.3	٧
LOW-level input voltage 3	V _{IL3}	CE1		V _{SS} - 0.3	-	0.2V _{DD}	٧
Input leakage current	I _{LEAK}		$_{D}$, CE1 = V_{SS} , DN = WRN = A0 to A3 = V_{DD} or V_{SS}	-0.5	-	0.5	μΑ
Pull-up resistance 1	R _{UP1}	V _{DD} = 5V	CEON = V _{SS}	75	150	300	kΩ
Pull-up resistance 2	R _{UP2}	V _{DD} = 3V	02014 - VSS	150	300	600	kΩ
Pull-down resistance 1	R _{DWN1}	V _{DD} = 5V	CE1 = V _{DD}	20	40	80	$M\Omega$
Pull-down resistance 2	R _{DWN2}	V _{DD} = 3V	021 - VDD	42.5	85	170	MΩ
Pull-down resistance 3	R _{DWN3}	V _{DD} = 5V	CE1 = 0.5V	30	60	120	kΩ
Pull-down resistance 4	R _{DWN4}	V _{DD} = 3V	OL1 = 0.5V	55	110	220	kΩ
HIGH-level output voltage 1	V _{OH1}	V _{DD} = 5V	I _{OH} = -1mA, D0 to D3, FOUT	4.5	-	5.0	٧
HIGH-level output voltage 2	V _{OH2}	V _{DD} = 3V	10H = -1111A, 50 to 50, 1 001	2.0	-	3.0	٧
HIGH-level output voltage 3	V _{OH3}	V _{DD} = 3V	$I_{OH} = -100\mu\text{A}$, D0 to D3, FOUT	2.9	-	3.0	V
LOW-level output voltage 1	V _{OL1}	V _{DD} = 5V	I _{OL} = 1mA, D0 to D3, FOUT	0	-	0.5	٧
LOW-level output voltage 2	V _{OL2}	V _{DD} = 3V	OL - 11111, 50 to 50, 1 00 1	0	-	0.8	٧
LOW-level output voltage 3	V _{OL3}	V _{DD} = 3V			-	0.1	٧
LOW-level output voltage 4	V _{OL4}	V _{DD} = 5V	I _{OL} = 1mA, AIRQN, TIRQN	0	-	0.25	V
LOW-level output voltage 5	V _{OL5}	V _{DD} = 3V	OL - IIIO, AIIION, IIION	0	-	0.4	٧
Output leakage current	l _{OZ}	D0 to D3, A	AIRQN, TIRQN, FOUT, V _{OUT} = V _{DD} or V _{SS}	-0.5	-	0.5	μΑ

Terminal Capacitance Characteristics

 $Ta = 25^{\circ}C$, f = 1MHz

Parameter	Symbol	Condition		Unit		
	Symbol	Condition	min	typ	max	Offic
Address input capacitance	C _{ADD}	A0 to A3	-	-	8	pF
Data output capacitance	C _{DATA}	D0 to D3	-	-	15	pF

Oscillator Characteristics

Ta = 25°C, NPC's standard crystal (C_I = 30k Ω , C_L = 10pF) unless otherwise noted.

Parameter	Symbol Condition -			Unit		
rarameter	Symbol	Condition	min	typ	max	Ollit
Oscillator start time	t _{STA}	V _{DD} = 1.6 V	-	-	3.0	S
Oscillator stop voltage	V _{STO}		_	-	1.5	V
Frequency voltage characteristic	f/V	V _{DD} = 1.6 to 5.5V	-2	_	+2	ppm/V
Frequency accuracy	$\epsilon_{\sf IC}$	V _{DD} = 3.0V	-20	£	+20	ppm
Input capacitance	C _G	V _{DD} = 3.0V	-4.	15	_	pF
Output capacitance	C _D	V _{DD} = 3.0V	2年3	10	_	pF

AC Characteristics (1)

 $V_{SS} = 0V$, Ta = -40 to 85°C unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit
raiailletei	Symbol		min	max	min	Oilit
FOUT duty	Duty	V _{DD} = 5V ± 10%	40	_	60	%
1 OO1 duty	Duty	V _{DD} = 3V ± 10%	40	-	60	%
Oscillator failure detection time	tana	V _{DD} = 5V ± 10%	10	-	ı	ms
Oscillator laliture detection time	tosc tosc	V _{DD} = 3V ± 10%	10	_	. 1	ms

AC Characteristics (2)


 V_{DD} = 2.4 to 3.6V, V_{SS} = 0V, Ta = -40 to 85°C, inputs V_{I} = 0.5V $_{DD}$, outputs V_{O} = 0.5V $_{DD}$, output load capacitance C_{L} = 100pF (t $_{ACC}$, t $_{ACS}$, t $_{ARD}$)

Parameter	Symbol	Rat	Unit	
raiailietei	Symbol	min	max	Onit
Read cycle time	t _{RC}	150	-	ns
Address access time	t _{ACC}	-	150	ns
CE access time	t _{ACS}	-	150	ns
RD access time	t _{ARD}	-	100	ns
CE output set time	t _{CLZ}	5	-	ns
CE output floating	t _{CHZ}	-	60	ns
RD output set time	t _{OLZ}	5	-	ns
RD output floating	t _{OHZ}	-	60	ns
Output hold time	toн	10	-	ns
Write cycle time	t _{wc}	150	-	ns
Chip select time	t _{CW}	140	-	ns
Address valid to end-of-write	t _{AW}	140	-8-	ns
Address setup time	t _{AS}	0	40	ns
Address hold time	t _{WR}	0	S C	ns
Write pulsewidth	t _{WP}	130	Wis	ns
Input data set time	t _{DW}	80	-	ns
Input data hold time	t _{DH}	0	-	ns

 $V_{DD} = 4.5 \text{ to } 5.5 \text{V, } V_{SS} = 0 \text{V, } Ta = -40 \text{ to } 85^{\circ}\text{C, inputs } V_{I} = 0.5 V_{DD}, \text{ outputs } V_{O} = 0.5 V_{DD}, \text{ output load capacitance } C_{L} = 100 \text{pF } \left(t_{ACC}, t_{ACS}, t_{ARD}\right)$


Parameter	Symbol	Ra	Rating			
Parameter	Syllibol	min	max	- Unit		
Read cycle time	t _{RC}	85	-	ns		
Address access time	t _{ACC}	_	85	ns		
CE access time	t _{ACS}	-	85	ns		
RD access time	t _{ARD}	-	45	ns		
CE output set time	t _{CLZ}	3	-	ns		
CE output floating	t _{CHZ}	-	30	ns		
RD output set time	t _{OLZ}	3	-	ns		
RD output floating	t _{OHZ}	-	30	ns		
Output hold time	toн	5	-	ns		
Write cycle time	t _{WC}	85	-	ns		
Chip select time	t _{CW}	70	-	ns		
Address valid to end-of-write	t _{AW}	70	-	ns		
Address setup time	t _{AS}	0	-	ns		
Address hold time	t _{WR}	0	-	ns		
Write pulsewidth	t _{WP}	65	-	ns		
Input data set time	t _{DW}	35	-	ns		
Input data hold time	t _{DH}	0	-	ns		

Data read




Data write

CE control



WR control




^{*:} When writing data, CEON or WRN should be held HIGH level while the address changes.

Temperature Sensor


 $V_{SS} = 0V$, Ta = -40 to 85°C unless otherwise noted.

Parameter	Cumbal	Symbol Condition -		Rating			
	Syllibol	Condition	min	max	min	Unit	
Temperature sensor output voltage	V _{OUT}	Ta = 25°C, VSS reference output voltage, V _{DD} = 2.7 to 5.5V, VTEMP	_	1.470	-	V	
Output accuracy	T _{ACR}	Ta = 25°C	_	-	±5	°C	
Temperature sensitivity ¹	V _{SE}	-40 °C \leq Ta \leq 85°C, V _{DD} = 2.7 to 5.5V	-7.3	-7.8	-8.3	mV/°C	
Linearity ²	ΔNL	-40 °C \leq Ta \leq 85°C, V _{DD} = 2.7 to 5.5V	_	-	±2.0	%	
Temperature detection range	T _{OPR}	$\Delta NL \le \pm 2.0\%, V_{DD} = 2.7 \text{ to } 5.5V$	-40	-	85	°C	
Output resistance ³	R _O	Ta = 25°C, V _{DD} = 2.7 to 5.5V, VTEMP	-	1.0	3.0	kΩ	
Output load capacitance	CL	V _{DD} = 2.7 to 5.5V	_	-	100	pF	
Output load resistance	R _L	V _{DD} = 2.7 to 5.5V	500		-	kΩ	
Response time	t _{RSP}	$V_{DD} = 3.0V, R_L = 500k\Omega, C_L = 100pF$	-	-	200	μs	

- Temperature sensitivity V_{SE} = (V(85°C) V(-40°C)) ÷ 125 [mV/°C]
 Linearity ΔNL = a ÷ b × 100 [%], where
 a = maximum deviation between the measured value and the approximated value of VTEMP, and
 - b = difference between the measured values at temperatures of -40 and 85°C




3. Output resistance $R_0 = \Delta V_1 \div \Delta I_1 [\Omega]$



Backup Transfer and Return

Parameter ¹	Symbol	Condition		Unit		
Parameter	Cymbol	Condition	min	max	min	Onit
Supply voltage falling edge CE setup time	t _{CD}		0	-	-	μs
Cumply voltage fell time	t _F	$(V_{DD} - V_{CLK}) \le 2.0V$	2	-	-	μs/V
Supply voltage fall time		$(V_{DD} - V_{CLK}) > 2.0V$	50	-	-	μs/V
Supply voltage rise time	t _R		1	-	-	μs/V
Supply voltage rising edge CE hold time	t _{CU}		0	-	-	μs

^{1.} Before switching the supply, confirm that the chip enable CE1 is LOW and that SM8580AM is deselected.



FUNCTIONAL DESCRIPTION

Register Tables

Bank 0 (clock, calendar registers)

Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
0	Cocond registers	8	4	2	1
1	Second registers	FOS	40	20	10
2	Minute registers	8	4	2	1
3	Williate registers	#	40	20	10
4	Hour registers	8	4	2	1
5	Hour registers Day of week register	#	#	20	10
6		#	4	2	1
7	Data vanistava	8	4	2	1
8	Date registers	#	#	20	10
9	Month registers	8	4	2	1
Α	Month registers	#	#	#	10
В		8	4	2	1
С	Voor rogistors	80	40	20	10
D	Year registers	800	400	200	100
Е		TEST	TEMP	2000	1000
F	Control register	Bank SEL1	Bank SEL0	STOP	BUSY/ ADJ

Bank 1 (alarm, FOUT registers)

A alalua c -	Dawlatan	D:4.0	Dia 0	Diad	Dia
Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
0	Second registers	8	4	2	1
1	occoria registers	AE	40	20	10
2	Minute registers	8	4	2	1
3	williate registers	AE	40	20	10
4	Llour registers	8	4	2	1
5	Hour registers	AE	*	20	10
6	Day of week register	AE	4	2	1
7	Data ragistara	8	4	2	1
8	Date registers	AE	*	20	10
9	-	*	*	*	*
Α	-	*	*	*	*
В	CE1 control	СТЕМР	CDT_ON	*	*
С	FOUT divider set register	#	FD2	FD1	FD0
D	FOUT frequency set register	FE	#	FD4	FD3
Е	Alarm control	TEST	TEMP	AF	AIE
F	Control register	Bank SEL1	Bank SEL0	STOP	BUSY/ ADJ

Bank 2 (digital correction, timer registers)

Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
0	Digital correction	DT3	DT2	DT1	DT0
1	registers	DT_ON	DT6	DT5	DT4
2	-	#	#	#	#
3	-	#	#	#	#
4	Timer counter set	8	4	2	1
5	registers	128	64	32	16
6	Timer counter	8	4	2	1
7	output registers	128	64	32	16
8	Timer setting	TE	TI/TP	TD1	TD0
9	-	#	#	#	#
Α	-	#	#	#	#
В		76-	*	*	*
С	35-34	-	*	*	*
D	3 P	Com	*	*	*
É	Timer control	TEST	TEMP	TF	TIE
F	Control register	Bank SEL1	Bank SEL0	STOP	BUSY/ ADJ

- All bits in register F and bits 2 to 3 in register E are common to all register banks.
- When alarm interrupts are not used, registers 0 to 8 in bank 1 can be used as RAM (total 36 bits).
- When timer interrupts are not used, registers 4 to 5 in bank 2 can be used as RAM (total 8 bits).
- When digital correction is not used, registers 0 to 1 in bank 2 can be used as RAM, excluding bit 3 (DT_ON) in register 1 (total 7 bits).
- The BUSY/ADJ bit function is BUSY when reading, and ADJ when writing.
- The BUSY flag is set to 1 an interval of 244µs before clock counter update timing.
- Registers 6 and 7 in bank 2 are read-only registers, and cannot be written to.
- When power is applied, all register bits are undefined, with the exception of bits FOS, TEST and TEMP. Accordingly, these bits need to be initialized. TEST and TEMP are automatically reset to 0 and FOS is automatically reset to 1 when power is applied.
- Bits marked # are all read-only bits fixed to 0. These bits cannot be written to.
- Bits marked * can be used as RAM bits.

Control Registers (All Banks, Register E (bits 2, 3) and F)

Bank	Address	Bit 3	Bit 2	Bit 1	Bit 0
0, 1, 2	E	TEST	TEMP		
0, 1, 2	F	Bank SEL1	Bank SEL0	STOP	BUSY/ADJ

■ TEST bit

Factory test bit.

This bit should be set to 0. Take care when writing to other E register bits not to accidentally write 1 to the TEST bit. Automatically resets to 0 when power (VDD) is applied.

■ TEMP bit

When set to 1, it enables the temperature sensor voltage output on pin VTEMP. When set to 0, VTEMP is high impedance. Automatically resets to 0 when power is applied.

■ Bank SEL bits

Bank select bits for read/write operations.

Bank SEL1	Bank SEL0	Accessed bank
0	0	Bank 0
0	1	Bank 1
1	0	Bank 2
1	1	Bank 1



■ STOP bit

When set to 1, the clock 32Hz frequency divider counter stops and is reset. When set to 0, the clock restarts.

■ BUSY/ADJ bit

This bit functions as a BUSY function in read mode, and as an ADJ function in write mode.

• ADJ function (±30 seconds adjust bit)

The following processes are operated when a logic 1 is written to ADJ, however a logic 0 cannot be written to.

Second registers are reset to 00 and minute registers not incremented when the clock counter is reset and the second registers are currently 00 to 29.

Second registers are reset to 00 and minute registers are incremented when the clock counter is reset and the second registers are currently 30 to 59.

The ADJ bit is automatically reset to 0 a maximum of 244µs after it is set to 1.

• BUSY function (second registers increment or ±30 seconds adjust busy indicator bit)
When BUSY is 1, the counters are being updated (incremented or reset). To read or write to clock and calendar registers, the BUSY flag has to be 0. If reading data when BUSY is set to 1, there is a possibility that incorrect (intermediate) data will be output.

BUSY is set to 1 under the following two circumstances.

Normal seconds digit carry

±30 seconds digit adjust (when ADJ is set to 1)



■ Function operation table

В	Bit		Function					
STOP	ADJ	Clock	Timer	Alarm	FOUT			
0	0	Operating	Operating ³	Operating	Operating ⁷			
0	1	Adjust ¹	Operating ⁴	Operating ⁶	Operating ⁸			
1	0	Stopped	Operating/stopped ⁵	Stopped	Operating/stopped ⁹			
1	1	Stopped/adjust ²	Operating/stopped ⁵	Stopped	Operating/stopped ⁹			

- 1. ±30 seconds adjust function
- 2. The clock stops, and the ±30 seconds adjust function operates.
- 3. If the timer source clock frequency is ≤ 1Hz, the timer cycle changes when the digital correction function is used. If the timer source clock frequency is \geq 64Hz, the timer cycle is not affected when the digital correction function is used.
- 4. If the timer source clock frequency is \leq 1Hz, the timer cycle changes. If the timer source clock frequency is \geq 64Hz, the timer cycle does not change.
- 5. If the timer source clock frequency is ≤ 1 Hz, the timer is stopped. If the timer source clock frequency is \geq 64Hz, the timer operates.
- 6. An alarm interrupt is not generated by the 30-second adjust function (ADJ) even if all other alarm conditions are met. However, an alarm interrupt is generated 1 second later if the alarm conditions are still met.
- is used. 7. If the FOUT source clock frequency is ≤ 1Hz, the cycle changes when the digital correction function is used. If the FOUT source clock frequency is \geq 32Hz, the cycle is not affected when the digital correction function is used.
- 8. If the FOUT source clock frequency is \leq 1Hz, the cycle changes. If the FOUT source clock frequency is \geq 32Hz, the cycle does not change.
- 9. If the FOUT source clock frequency is \leq 1Hz, the timer is stopped. If the FOUT source clock frequency is \geq 32Hz, the timer operates.

Clock and Calendar Registers (Bank 0, Registers 0 to E) Clock counters (registers 0 to 5)

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
0	0	Cocond registers	8	4	2	1
	1	Second registers	FOS	40	20	10
	2	Minute registers	8	4	2	1
	3			40	20	10
	4	Hour ragiotora	8	4	2	1
	5	Hour registers			20	10

- Data in these registers is interpreted in BCD format. For example, if the seconds registers 1 and 0 contain 0101 1001, then the contents are interpreted as the value 59 seconds.
- Hour register contents are values expressed in 24-hour mode.

FOS (oscillator failed detect bit (register 1, bit 3))

■ The FOS bit is the oscillator failure flag. It indicates that the oscillator has stopped due to supply voltage reduction during operation. It is set to 1 when the oscillator stops, and remains 1 until reset by writing 0 to FOS. It is not affected by the function of other bits. A 1 is written to FOS when power is applied.

Day-of-week counter (register 6)

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0	
0	6	Day of week register	130	4	2	1]

■ The day-of-week register contains values representing the day of the week as shown in the following table.

Bit 2	Bit 1	Bit 0	Weekday
0	0	0	Sunday
0	0	1	Monday
0	1	0	Tuesday
0	1	1	Wednesday
1	0	0	Thursday
1	0	1	Friday
1	1	0	Saturday

Calendar registers (registers 7 to E)

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
	7	Data registers	8	4	2	1
	8	Date registers			20	10
•	9	Month registers	8	4	2	1
0	A	Month registers				10
0	В	Vermiden	8	4	2	1
	С		80	40	20	10
	D	Year registers	800	400	200	100
	Е		TEST	TEMP	2000	1000

- Registers B to E are 4 digits forming the western calendar year.
- Leap-year adjustment is automatic for years 1901 to 2099.

Alarm Registers (Bank 1, Registers 0 to 8, E)

Alarm control register (register E)

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0	
1	Е	Alarm control			AF	AIE	

■ AF bit (alarm flag)

The AF bit is set to 1 when an alarm event is occurred, when the settings in the alarm set registers (bank 1, registers 0 to 8) match the settings in the day, clock and calendar registers (bank 0, registers 0 to 8). A logic 0 cannot be written to AF for 1µs maximum after AF is set to 1. The AF bit remains 1 until reset by writing 0 to AF. A logic 1 cannot be written to AF.

■ AIE bit (alarm interrupt enable)
This bit enables the output on AIRQN when an alarm interrupt is occurred. If the AIE is not set to 1, then no output occurs even if the AF bit is set to 1. The AIRQN output is high impedance when AIE is set to 0.

Alarm set registers (registers 0 to 8)

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
	0	Cocond registers	8	4	2	1
	1	Second registers	AE	40	20	10
	2	Minute vesieteve	8	4	2	1
	3	Minute registers	AE	40	20	10
1	4	Llour registers	8 %	4	2	1
	5	Hour registers	AE	Olu.	20	10
	6	Day of week register	AE G	4	2	1
	7	Doto vogistovo	8	4	2	1
	8	Date registers	AE	*	20	10

- These registers set the alarm time and date.
- When the corresponding bank 0 registers match these bank 1 registers, an alarm event occurs and AIRQN goes LOW if AIE is set to 1.
- An alarm can be set for date, day-of-week, hour, minute, and second. Each of these have a corresponding AE (alarm enable) bit which allows easy combination to create alarm events every second, every minute, hourly, daily, and weekly alarms.
- Note that alarms cannot be set for multiple days within the same week (such as an alarm on Mondays and Fridays only).
- When an AE bit is set to 0, the relevant register and corresponding bank 0 register are compared. When an AE bit is set to 1, the data is disregarded and all bits considered as "don't care" bits.

Day-of-week alarm bits (register 6)

■ The day-of-week register contains values representing the day of the week as shown in the following table.

Bit 2	Bit 1	Bit 0	Weekday
0	0	0	Sunday
0	0	1	Monday
0	1	0	Tuesday
0	1	1	Wednesday
1	0	0	Thursday
1	0	1	Friday
1	1	0	Saturday

Timer Registers (Bank 2, Registers 4 to 8, E)

Timer control registers (registers 8, E)

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
2	8	Timer setting	TE	TI/TP		
2	E	Timer control			TF	TIE

■ TE bit (timer enable)

Timer countdown stop/start control bit.

When set to 1, the timer starts counting down. When set to 0 during countdown, the timer stops.

■ TF bit (timer flag)

The timer flag is set to 1 when the timer counter counts down to zero, occurring a timer event. A logic 0 cannot be written to TF for 1 us maximum after TF is set to 1. It is held at 1 until 0 is written to this bit. A 1 cannot be written to TF.

■ TIE bit (timer interrupt enable)

This bit enables the timer interrupt output on TIRQN when a timer event is occurred. If the TIE is not set to 1, then no output occurs even if the TF bit is set to 1. The TIRQN output is high impedance when TIE is set to 0.

■ TI/TP bit (level/periodic interrupt mode select bit)

Sets the timer interrupt signal output mode.

The SM8580AM supports two timer function modes.

• TI/TP = 0 (level interrupt mode)

ets the timer interrupt signal output mode.

ne SM8580AM supports two timer function modes.

TI/TP = 0 (level interrupt mode)

When a timer interrupt is occurred, TIRQN goes LOW (if TIE = 1) and TE is set to 1. TIRQN remains LOW and TF is held at 1 until a 0 is written to the TF bit.

The timer operates by counting down until the data is zero, then the TE bit is cleared and the count stops automatically. However, if the timer is started when the TF bit is 1, then the TE bit is not cleared. The timer count register contents remain zero after the count down stops.

• TI/TP = 1 (periodic interrupt mode)

When a timer interrupt is occurred, TIRQN goes LOW (if TIE = 1) and TF is set to 1. TIRQN subsequently goes high impedance after a fixed interval, but TF is held at 1 until a 0 is written to the TF bit.

The timer operates by counting down until the data is zero, then the timer register data is reloaded automatically after a fixed interval, and the countdown restarts. This mode can be used as a repetitive interval timer.

Timer source clock set register (register 8)

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
2	8	Timer setting			TD1	TD0

■ The register 8 bits 0 and 1 set the timer source clock to one of four frequencies listed in the following table.

TD1	TD0	Timer source clock
0	0	4096Hz
0	1	64Hz
1	0	1Hz
1	1	1/60Hz (1 minute)

Timer counter set registers (registers 4 to 7)

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
	4	Timer counter act registers	8	4	2	1
2	5	Timer counter set registers	128	64	32	16
2	6	Timer counter output registers	8	4	2	1
	7	Timer counter output registers	128	64	32	16


- Registers 4 and 5 set an 8-bit presettable binary down-counter value for the timer interrupt function.
- The value of the count can be determined by reading the values of registers 6 and 7 during the count.
- The presettable binary down-counter is updated when the data is written to registers 4 and 5.
- The data written to registers 4 and 5 are stored and are not changed until replacement data is written. This allows these bits to function as RAM bits if the timer interrupt mode is not used (when TIE = 0).
- When TE is set to 1, periodic interrupts are not output on TIRQN, even if registers 4 and 5 are set to zero.

Timer interrupt function example

Example of an hourly periodic timer interrupt

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
	4	Timer counter set registers	1	137	0	0
2	5	Timer counter set registers	0	0	101	1
2	8	Timer set register	長ろ	1	1	1
	E	Timer control	TEST	TEMP	TF	1

- The timer error, when the timer starts, is an interval of 0 to 1 cycles of the source clock selected during the first timer operation. Specifically, if the source clock is 1/60Hz (1 minute cycle) and with TE bit = 1 write timing, the maximum error that can occur is +60 seconds. Also, timer operations that last less than 1 source clock cycle are not normally counted.
- The timer count start timing in data write mode occurs on the first falling edge of the source clock after the WRN rising edge that sets the TE bit, shown in the timing diagram below. Also, when the timer is stopped by changing the setting of TE bit from 1 to 0, the count stops after the countdown operation a maximum of 1 clock cycle of the selected source clock later. Specifically, if the source clock is 1/60Hz (1 minute cycle) and with TE bit = 0 write timing, the timer count is decremented and the timing stops a maximum of 60 seconds later. At this point, there is a possibility that the timer count has decremented to zero and generated an interrupt. Therefore, if interrupts are not required, the TIE interrupt enable bit should be set to avoid unwanted interrupts from occurring.



CE1 Control Register (Bank 1, Register B)

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
1	В	CE1 control	CTEMP	CDT_ON		

- This register determines whether the temperature sensor function and digital correction function in combination with the CE1 input pin. CTEMP determines the temperature sensor operation, and CDT_ON determines the digital correction function operation.
- CTEMP bit

When CTEMP is set to 0, the temperature sensor operates only when the CE1 pin is HIGH. When CTEMP is set to 1, the temperature sensor operates without any relationship to the CE1 input state. Note that the temperature sensor operation also depends on the bank 2 TEMP bit to be active.

■ CDT_ON bit

When CDT_ON is set to 0, the digital correction function operates only when the CE1 pin is HIGH. When CDT_ON is set to 1, the digital correction function operates without any relationship to the CE1 input state

Note that the digital correction function also depends on the bank 2 DT_ON bit to be active.

■ Function operation tables

CE1 pin	CTEMP bit	TEMP bit	Temperature sensor	0
×	×	0	Not operating	A Th
LOW	0	1	Not operating	2 3º - 1
HIGH	0	1	Operating	12 C.
LOW	1	1	Operating	Olu .
HIGH	1	1	Operating	

CE1 pin	CDT_ON bit	DT_ON bit	Digital correction
×	×	0	Not operating
LOW	0	1	Not operating
HIGH	0	1	Operating
LOW	1	1	Operating
HIGH	1	1	Operating

Frequency Set Registers (Bank 1, Registers C, D)

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
1	С	FOUT divider set register		FD2	FD1	FD0
	D	FOUT frequency set register	FE		FD4	FD3

■ FD3, FD4 bit

FOUT source clock frequency set bits.

FD4	FD3	Source clock
0	0	32768Hz
0	1	1024Hz
1	0	32Hz
1	1	1Hz

■ FD0 to FD2 bits

Frequency divider set bits for the FOUT source clock set by FD3 and FD4.

FD2	FD1	FD0	Frequency divider ratio	FOUT output duty
0	0	0	1/1	1/2
0	0	1	1/2	1/2
0	1	0	1/3	1/3
0	1	1	1/6	1/2
1	0	0	1/5	1/5
1	0	1	1/10	1/2
1	1	0	1/15	1/3
1	1		1/30	1/2

■ FE bit

FOUT frequency signal set by FD0 to FD4 output enable bit.

When FCON is HIGH and FE is set to 1, then the frequency signal set by FD0 to FD4 is output on FOUT. When FE is set to 0, the FOUT output is high impedance.

When FCON is LOW, a standard $32.768 \mathrm{kHz}$ signal is output on FOUT without reference to the settings in the C and D registers.

Digital Correction Registers (Bank 2, Registers 0, 1)

Bank	Address	Register	Bit 3	Bit 2	Bit 1	Bit 0
2	0	- Digital correction registers	DT3	DT2	DT1	DT0
1	Digital correction registers	DT_ON	DT6	DT5	DT4	

- These registers enable and set the level of digital correction applied to oscillator clock. DT_ON enables the correction function, and bits DT0 to DT6 set the level of correction to be applied. This function adjusts the number of 1 second cycles which occur every 10 seconds.
- When digital correction is not used, a 0 should be written to DT_ON to disable correction.
- Correction range and resolution (correction range depends on the frequency)

Correction range	Correction resolution	Correction cycle	
-195.20 to +192.15ppm	3.05ppm	10 seconds	

■ DT bits and digital correction (correction value depends on the frequency)

Digital correction bits						Correction (ppm)		
DT6	DT5	DT4	DT3	DT2	DT1	DT0	Correction (ppin)	
0	1	1	1	1	1	1	+192.15	
0	1	1	1	1	1	0	+189.10	
↓							26 A	
0	0	0	0	0	1	0	+6.10	
0	0	0	0	0	0	1	+3.05	
0	0	0	0	0	0	0	±0.00	
1	1	1	1	1	1	-	-3.05	
1	1	1	1	1	1	0	-6.10	
1						↓		
1	0	0	0	0	0	1	-192.15	
1	0	0	0	0	0	0	-195.20	

- Correction value calculation
 - Positive correction (leading time)

 $[DT6:0] = correction \div 3.05$ (with decimal round-off)

Example: for correction of 192.15ppm

 $[DT6:0] = 192.15 \div 3.05 = 63_{10} = 0111111_2$

• Negative correction (lagging time)

 $[DT6:0] = 128 + correction \div 3.05$ (with decimal round-off)


Example: for correction of -158.6ppm

 $[DT6:0] = 128 + (-158.6 \div 3.05) = 76_{10} = 1001100_2$

INTERRUPT OPERATION

Alarm Interrupt

When AIE is 1 and an alarm event occurs (AF bit is set to 1), AIRQN output goes LOW. If AIE is 0, however, AIRQN is in a high-impedance state. The alarm interrupt is output when a carry from the seconds register to the minute register occurs.




Timer Interrupt

The timer interrupt mode (level interrupt or periodic interrupt) is selected by the setting of TI/TP.


Level interrupt mode (TI/TP = 0)

When TIE is 1 and a timer interrupt event occurs (TF bit is set to 1), TIRQN goes LOW. When TIE is 0, however, TIRQN is in a high-impedance state.




Periodic interrupt mode (TI/TP = 1)

When TIE is 1 and a timer interrupt event occurs (TF bit is set to 1), TIRQN goes LOW. If TIE is 0, however, TIRQN is in a high-impedance state, and the TF bit remains set to 1.



The auto-return time (t_{RTN}), shown in the following figure and table, is determined by the source clock frequency set by register 8 in bank 2 bits TD0 and TD1.



TD1	TD0	Source clock	Auto-return time (t _{RTN})	
0	0	4096Hz	0.122ms	
0	1	64Hz	7.81ms	
1	0	1Hz	7.81ms	
1	1	1/60Hz	7.81ms	

APPLICATION NOTES

Setting the Alarm

Alarms can be set for day, weekday, hour, minute, and second. However, it is not possible to set an alarm for more than one weekday.

Note that it is recommended that AF and AIE be set to 0 at the same time to avoid accidental hardware interrupts while setting the alarm. After the alarm data is entered, initialization occurs when AF is again set to 0.

If the interrupt output is not used by setting AIE set to 0, an alarm can still be controlled by software monitoring of the AF bit.

Example 1

To set an alarm for 6pm of the following day:

- Set bits AIE and AF to 0.
- Set the day register AE bit to 1.
- Acquire the current weekday setting from bank 0 register 6, add 1 to the current value (except in the case
 of Saturday), and write the updated data. Note that the day following 6_H (Saturday) is 0_H (Sunday).
- Write 18_H to the hour alarm register.
- Write 00_H to the minute alarm register.
- Write 00_H to the seconds alarm register.
- Set bit AF to 0.
- Set bit AIE to 1.

Example 2

To set an alarm for 6am on every for Sunday:

- Set bits AIE and AF to 0.
- Set the day alarm register AE bit to 1.
- Write 0_H to the weekday alarm register.
- Write 06_H to the hour alarm register.
- Write 00_H to the minute alarm register.
- Write 00_H to the seconds alarm register.
- Set bit AF to 0.
- Set bit AIE to 1.

Using the Temperature Sensor

The SM8580AM temperature sensor can be used to monitor the surrounding temperature. The temperature sensor information can then be used to adjust the clock for any temperature variations in the oscillator frequency which affect the accuracy of the clock. One method of utilizing the temperature sensor to adjust timing errors is by using the clock error correction function (digital correction), as described below.

- 1. Based on the known temperature characteristics of the oscillator crystal, store temperature correction values for various temperatures in an external non-volatile EEPROM.
- 2. Use an A/D converter, such as in a general-purpose CPU, to convert the VTEMP temperature sensor output voltage into a digital value.
- 3. Use the digital value of the current temperature to access the temperature correction data stored in the EEPROM, and then write the corresponding data into the digital correction registers.

This procedure is useful in implementing a high-accuracy clock function.




Monitoring Digital Correction

Using the test mode allows the 64Hz digital correction clock to be output on pin FOUT. The test mode works as follows.

- 1. Apply a HIGH-level on FCON.
- 2. Set the FOUT frequency set register FE bit to 1.
- 3. Set the CE1 control register CDT_ON bit to 1.
- 4. Set correction data in the digital correction register DT0 to DT6 bits, and then set DT_ON to 1.
- 5. Set the bank 2 register C, bit 1 to 1.
- 6. When CE0N is LOW and CE1 is HIGH and the test mode set register TEST bit is set to 1, the digital correction cycle changes from 10 seconds to 1/64 seconds, and the clock output on FOUT is the 64Hz clock after timing correction. The output is the corrected timing for the set digital correction value corresponding to a 64Hz clock × 64[ppm]. Measuring this output provides a quick method for monitoring the digital correction function.
- 7. When CE0N goes HIGH, the TEST bit is reset to 1 and test mode is released.

TYPICAL APPLICATION CIRCUIT



Note. Because all the circuit components, except the crystal unit, are built in the SM8580AM chip, the oscillation circuit is realized just by the connection of the 32.768kHz crystal unit between XT and XTN terminals. The digital correction function is used to adjust the accuracy of clock time.



Please pay your attention to the following points at time of using the products shown in this document.

The products shown in this document (hereinafter "Products") are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from SEIKO NPC CORPORATION (hereinafter "NPC"). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.



SEIKO NPC CORPORATION

15-6, Nihombashi-kabutocho, Chuo-ku, Tokyo 103-0026, Japan Telephone: +81-3-6667-6601 Facsimile: +81-3-6667-6611 http://www.npc.co.jp/ Email: sales@npc.co.jp

NC9915FE 2006.06