

2Mx16x 4 Banks Synchronous DRAM

FEATURES

- Single 3.3V power supply
- Fully Synchronous to positive Clock Edge
- SDRAM CAS Latentency = 3 (100MHz), 2 (83MHz)
- **Burst Operation**
 - · Sequential or Interleave
 - Burst length = programmable 1,2,4,8 or full page
 - · Burst Read and Write
 - · Multiple Burst Read and Single Write
- DATA Mask Control per byte
- Auto Refresh (CBR) and Self Refresh 4096 refresh cycles across 64ms.
- Automatic and Controlled Precharge Commands

PIN CONFIGURATIONS

Suspend Mode and Power Down Mode

DESCRIPTION

The WED416S8030AxxSI is 134,217,728 bits of synchronous high data rate DRAM organized as 4 x 2,097, 152 words x 16 bits. Synchronous design allows precise cycle control with the use of system clock, I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Available in a 54 pin TSOP type II package the WED416S4030AxxSI is tested over the industrial temp range (-40°C to +85°C) providing a solution for rugged main memory applications.

Vcc 🖽 10 54 🖽 Vss DQ₀ □ 2 53 🖽 DQ15 Vccq 🗖 3 52 🖽 Vssq DQ1 🖽 4 51 🖽 DQ14 **ERMINAL CONNECTIONS** DQ2 🖽 5 50 DQ13 Vssq 🗖 6 49 🗆 Vccq □ DQ12 □ DQ11 DQ3 🞞 7 48 DQ4 🖽 8 47 Vccq [] 9 DQ5 [] 10 USSQ DQ10 46 (TOP VEIW) 45 DQ6 [1] 11 Vssq [1] 12 44 ⊞ DQ9 ⊞ Vccq 43 DQ7 🖽 13 42 DQ8 41 🖽 Vss Vcc 🗆 14 40 III NC/RFU 15 WE# 🞞 39 16 38 CAS# 🖽 17 RAS# □ 18 37 36 35 CE# 🖽 19 BA0 🗆 20 34 33 BA1 🗖 21 🗖 🗖 □ A8 A10/AP 🞞 22 32 31 23 24 □ A7 □ A6 A₀ 🗖 A1 🗖 25 30 A2 🗖 A5 26 29 Аз 🞞 🗖 🗖 27 28 Vcc 🗆 Vss

PIN DESCRIPTION

CLK	Clock Input
CKE	Clock Enable
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
CE#	Chip Select
A0-A11	Address Inputs
BA0, BA1	Bank Select Address
DQ0-DQ15	Data Input/Output
L(U)DQM	Data Input/Output Mask
Vcc	Power (+3.3V ±10%)
Vccq	Data Output Power
Vss	Ground
Vssq	Data Output Ground
NC	No Connection

White Electronic Designs Corp. reserves the right to change products or specifications without notice

1



Symbol

CK

CKE

WHITE ELECTRONIC DESIGNS _____WED416S8030A-SI

Type Signal Polarity Function Input Pulse Positive Edge The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock. Input Level Active High Activates the CK signal when high and deactivates the CK signal when low. By deactivating the clock CKE low injuticates the Power Down mode. Support mode, or the Solf Pafresh mode

INPUT/OUTPUT FUNCTIONAL DESCRIPTION

				the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
CE#	Input	Pulse	Active Low	CE# disable or enable device operation by masking or enabling all inputs except CK, CKE and DQM.
RAS#, CAS#, WE#	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS#, RAS#, and WE# define the operation to be WE executed by the SDRAM.
BA0, BA1	Input	Level	-	Selects which SDRAM bank is to be active.
A0-11, A10/AP	Input	Level	-	During a Bank Activate command cycle, A0-11 defines the row address (RA0-11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-8 defines the column address (CA0-8) when sampled at the rising clock edge. In addition to the row address, A10/AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If A10/AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged . If A10/AP is low, autoprecharge is disabled. During a Precharge command cycle, A10/AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If A10/AP is high, all banks will be precharged regardless of the state of BA0, BA1. If A10/AP is low, then BA0, BA1 is used to define which bank to precharge.
DQ0-15	Input/Output	Level	-	Data Input/Output are multiplexed on the same pins.
L(U)DQM	Input	Pulse	Mask Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the Write operation if DQM is high.
Vcc, Vss	Supply			Power and ground for the input buffers and the core logic.
Vccq, Vssq	Supply			Isolated power and ground for the output buffers to improve noise immunity.

White Electronic Designs Corp. reserves the right to change products or specifications without notice



WHITE ELECTRONIC DESIGNS _____ WED416S8030A-SI

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Power Supply Voltage	Vcc	-1.0	+4.6	V
Input Voltage	Vin	-1.0	+4.6	V
Output Voltage	Vout	-1.0	+4.6	V
Operating Temperature	TOPR	-40	+85	°C
Storage Temperature	Tstg	-55	+125	°C
Power Disspation	PD		1.0	W
Short Circuit Output Current	los		50	mA

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

eter	Symbol	Min	Tvp	Max	Unit	Not
voltage Refe	renced to:	VSS =	0V, -40	$J^{-}C \leq IA$	≤ +85°	C

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage	Vcc	3.0	3.3	3.6	V	
Input High Voltage	Vih	2.0	3.0	Vcc+0.3	V	
Input Low Voltage	VIL	-0.3	_	+0.8	V	
Output High Voltage	Vон	2.4	38.	_	V	(I _{OH} =-2mA)
Output Low Voltage	Vol	-	(+)	0.4	V	(IoL=2mA)
Input Leakage	- JL 7	-5	-	5	μA	
Voltage	X					
Output Leakage	IOL	-5	\sim	5	μA	
Voltage						

Capacitance T_A = 25°C, f = 1MHz, V_{CC} = 3.0V to 3.6V

Parameter	Symbol	Max	Unit
Input Capacitance (A0-11, BA0-1)	CI1	4	pF
Input Capacitance (CK, CKE, RAS#, CAS# WE#, CE#, L(U)DQM)	Cı2	4	pF
Input/Output Capacitance (DQ0-15)	Соит	5	pF

OPERATING CURRENT CHARACTERISTICS

 $V_{CC} = 3.3V$, = -40°C $\leq T_A \leq +85$ °C

Parameter	Symbol	Test Conditions	-10	-12	Units	Notes
Operating Current (One Bank Active)	Icc1	Burst Length = 1, $t_{RC} \ge t_{RC}$ =min	140	125	mA	1
Operating Current (Burst Mode)	Icc4	Page Burst, 2 banks active, t _{CCD} = 2 clocks	200	165	mA	1
Precharge Standby Current in Power	ICC2P	$CKE \le VIL (MAX), tcc = 15ns$	2	2	mA	
Down Mode	ICC2PS	CKE, CK \leq V _{IL} (MAX), t _{CC} = ∞ , Input Stable	2	2	mA	
Precharge Standby Current in Non- Power Down Mode	Icc1N	CKE = V _{IH} , t _{CC} = 15ns. Input Change every 30ns	50	50	mA	
	Icc1NS	$CKE \le V_{H}$ (MIN), tcc = ∞ , No Input Change	35	35	mA	
Active Standby Current in Non-Power	Іссзр	$CKE \le V_{IL}$ (MAX), t_{CC} = 15ns	12	12	mA	
Down Mode	ICC3PS	$CKE \le V_{IL}$ (MAX), $t_{CC} = \infty$	12	12	mA	
Active Standby Current in Power Down	Ісс2и	CKE = VIH, tcc = 15ns, Input Change every 30ns	30	30	mA	
Mode	Icc2NS	$CKE \le V_{IH}$ (MIN), t _{CC} = ∞ , No Input Change	20	20	mA	
Refresh Current	Icc5	$t_{RC} \ge t_{RC}$ (Min)	210	210	mA	2
Self Refresh Current	Icc6	CKE ≤ 0.2V	3	3	mA	

NOTE:

1. Measured with outputs open.

2. Refresh period is 64ms.



AC CHARACTERISTICS

OPERATING AC PARAMETERS

Parameter		Symbol	-	10	-1	2	Units	Notes
			Min	Max	Min	Max		
Clock Cycle Time	CAS latency = 3	tcc	10	1000	12	1000	ns	1
	CAS latency = 2		13	1000	15	1000	ns]
Clock to Valid Output Delay		tsac		7		8	ns	1, 2
Output Dta Hold Time		tон	3		3	3	ns	2
Clock High Pulse Width		tсн	3.5		4.0		ns	3
Clock Low Pulse Width		tcL	3.5		4.0		ns	3
Input Setup Time		tss	2.5		3		ns	3
Input Hold Time		tsн	1		1		ns	3
Clock to Output in Low-Z		tsız	1		1		ns	2
Clock to Output in High-Z		tsHz		7		8	ns	
Row Active to Row Active Dela	у	tRRD	20		24		ns	4
RAS# to CAS# Delay		trcd	24		26		ns	4
Row Precharge Time		tRP	24		26		ns	4
Row Active Time		tras	50	100,000	60	100,000	ns	4
Row Cycle Time-Operation		trc	80		90		ns	4
Row Cycle Time-Auto Refresh		tRFC	80		90		ns	4, 8
Last Data In to New Column Address Delay		tcdl	1		1		СК	5
Last Data In to Row Precharge		trdl	1		1		СК	5
Last Data In to Burst Stop		t BDL	1		1		СК	5
Colunm Address to Column Address Delay		tccD	1		1		СК	6
Number of Valid Output Data	CAS latency = 3		2		2		ea	7
	CAS latency = 2		1		1			

NOTES:

1. Parameters depend on programmed CAS latency.

2. If clock rise time is longer than 1ns, (t_{RISE}/2 - 0.5ns) should be added to the parameter.

3. Assumed input RISE and fall time = 1ns. If tRISE & trall are longer than 1ns, [(tRISE + trall)/2-1ns] should be added to the parameter.

The minimum number of clock cycles required is determined by dividing the minimum time required by the clock cycle time and then rounding up to the next higher integer. 4.

5. Minimum delay is required to complete write.

6. All devices allow every cycle column address changes.

7. In case of row precharge interrupt, auto precharge and read burst stop.

8. A new command may be given tRFC after self refresh exit.

REFRESH CYCLE PARAMETERS

Parameter	Symbol	-1	0	-1	12	Units	Notes
		Min Max		Min	Max		
Refresh Period	t _{REF}	-	64	-	64	ms	1, 2
Self Refresh Exit Time	tsrex	tRFC	-	trfc	-	ns	3

NOTES:

1. 4096 cycles.

2. Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake-up" the device.

3. The self refresh is exited by restarting the external clock and then asserting CKE high. This must be followed by NOPs for a minimum time of tRFC before the SDRAM reaches idle state to begin normal operation.

4

White Electronic Designs Corp. reserves the right to change products or specifications without notice

October 2004 Rev. 4



CLOCK FREQUENCY AND LATENCY PARAMETERS = 100MHz

(UNITS =	NUMBER	OF CL	OCKS)	
(

Frequency	CAS	trc	tras	t RP	trrd	trcd	tccD	tco∟	trdl
	Latency	80ns	50ns	24ns	20ns	24ns	10ns	10ns	10ns
100MHz (10.0ns)	3	8	5	3	2	3	1	1	1
83MHz (12.0ns)	3	7	5	2	2	2	1	1	1
75MHz (12.0ns)	2	6	4	2	2	2	1 📣	1	1
66MHz (15.0ns)	2	6	4	2	2	2	. 15 P	1	1

	-	, v		-	-			1000	
66MHz (15.0ns)	2	6	4	2	2	2	11	1	1
	CLO	CK FREQ	UENCY A	ND LATE		AMETERS	= 83MHz	n	
Frequency	CAS	trc	tras	t _{RP}	trrd	trcd	tccD	t _{CDL}	t _{RDL}
	Latency	90ns	60ns	26ns	24ns	26ns	12ns	12ns	12ns
83MHz (12ns)	3	8	5	3	2	3	1	1	1
75MHz (12ns)	3	7	5	2	2	2	1	1	1
66MHz (15ns)		6		2	2	2			

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

WHITE ELECTRONIC DESIGNS _____WED416S8030A-SI

	С	KE										
	Command			CE#	RAS#	CAS#	WE#	DQM	BA	A10/AP	A11, A9-0	Notes
Register	Mode Register Set	Н	Х	L	L	L	L	Х		OP CC	DE	
Refresh	Auto(CBR) Refresh	Н	Н	L	L	L	Н	Х	Х	Х	Х	
	Entry Self Refresh		L]						S		
Precharge	Single Bank	Н	Х	L	L	Н	L	Х	BA	L P	Х	2
	All Banks]						36	X	H	Х	
Bank Activate		Н	Х	L	L	Н	H	X	BA	Row	Address	2
Write	Auto Precharge Disable	Н	Х	L	Н	L	L	Х	BA	• L	Column	2
	Auto Precharge Enable	Н			- 1		36			Н	Address	2
Read	Auto Precharge Disable	Н	Х	L	H	L	H	X	BA	L	Column	2
	Auto Precharge Enable	1								Н	Address	2
Burst Stop		Н	Х	<u> </u>	Н	Н	L	Х	Х	Х	Х	3
No Operation		Н	X	L	H	Н	Н	Х	Х	Х	Х	
Device Deselect	Device Deselect		X	Н	X	Х	Х	Х	Х	Х	Х	
Clock Suspend/Standby Mode		L	X	X	Х	Х	Х	Х	Х	Х	Х	4
Data	Write/Output Enable	Н	X	Х	Х	Х	Х	L	Х	Х	Х	5
	Mask/Output Disable							Н	1			5
Power Down	Entry	X	L	Н	Х	Х	Х	Х	Х	Х	Х	6
Mode	Exit		Н]								6

COMMAND TRUTH TABLE

(X = Don't Care, H = Logic High, L = Logic Low)

NOTES:

All of the SDRAM operations are defined by states of CE#, WE#, RAS#, CAS#, and DQM at the positive rising edge of the clock. 1.

Bank Select (BA), if BA0, BA1 = 0, 0 then bank A is selected, if BA0, BA1 = 1, 0 then bank B, if BA0, BA1 = 0, 1 then bank C, if BA0, BA1 = 1, 1 then bank D is selected, 2. respectively.

3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.

4. During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.

The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become 5 high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).

6. All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not perform any Refresh operations, therefore the device can't remain in this mode longer than the Refresh period (tREF) of the device. One clock delay is required for mode entry and exit.



WHITE ELECTRONIC DESIGNS _____WED416S8030A-SI

0	С	CKE			Com	nmand			Andina	Neter	
Current State	Previous	Current	CE#	RAS#	CAS#	WE#	BA	A0-12	Action	Notes	
Self Refresh	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	1	
	L	Н	Н	Х	Х	Х	Х	Х	Exit Self Refresh with Device Deselect	2	
	L	Н	L	Н	Н	Н	Х	Х	Exit Self Refresh with No Operation	2	
	L	Н	L	Н	Н	L	Х	Х	ILLEGAL	2	
	L	Н	L	Н	L	Х	Х	Х	ILLEGAL	2	
	L	Н	L	L	Х	Х	Х	Х	ILLEGAL	2	
	L	L	Х	Х	Х	Х	Х	Х	Maintain Self Refresh		
Power Down	Н	Х	Х	Х	Х	Х	Х	X	INVALID	1	
	L	Н	Н	Х	Х	Х	Х	Х	Power Down Mode Exit, all bank idle	2	
	L	Н	L	Х	Х	Х	X	Х	ILLEGAL	2	
	L	L	Х	Х	Х	X	X	Х	Maintain Power Down Mode		
All Banks Idle	Н	Н	Н	Х	X	X			Refer to the Idle State section of the	3	
	Н	Н	L	Н	X	X			Current State Truth Table		
	Н	Н	L	L	H	Х					
	Н	Н		L	L	Н	Х	Х	CBR Refresh		
	Н	Н	L	L	L	L	0	P Code	Mode Register Set	4	
	Н	L	Н	X	Х	Х			Refer to the Idle State section of the	3	
	Н	L	L	Н	Х	Х			Current State Truth Table		
	Н	L	L	L	Н	Х					
	Н	L	L	L	L	Н	Х	Х	Entry Self Refresh	4	
	Н	L	L	L	L	L	0	P Code	Mode Register Set		
	L	Х	Х	Х	Х	Х	Х	Х	Power Down	4	
Any State other than listed above	Н	Н	Х	Х	Х	Х	Х	X	Refer to the Operations in the Current State Truth Table		
	Н	L	Х	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle	5	
	L	Н	Х	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle		
	L	L	Х	Х	Х	Х	Х	Х	Maintain Clock Suspend		

CLOCK ENABLE (CKE0) TRUTH TABLE

NOTES:

For the given Current State CKE must be low in the previous cycle. 1.

2. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (tcks) must be satisfied before any command other than Exit is issued.

The address inputs (A11-0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information. 3.

4. The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state. Must be a legal command as defined in the Current State Truth Table.

5. Must be a legal command as defined in the Current State Truth Table.



Command

WED416S8030A-SI

Notes

2

2,3

4

Action

CE# RAS# CAS# WE# BA A11, A10/AP-A0 Description OP Code Mode Register Set Set the Mode Register L L L L Start Auto or Self Refresh L L L Н Х Х Auto or Self Refresh No Operation L L Н L Х Х Precharge ΒA Row Address Activate the specified bank and row L L Н Н Bank Activate ILLEGAL L Н L L ΒA Column Write w/o Precharge Н Н BA Column Read w/o Precharge A. . 1 L

CURRENT STATE TRUTH TABLE

	-		-	-	0/1	oolalliil	write w/orriconarge	TELECOTE	- T
	L	Н	L	Н	BA	Column	Read w/o Precharge	ILLEGAL	4
	L	Н	Н	L	Х	Х	Burst Termination	No Operation	
	L	Н	Н	Н	Х	Х	No Operation	No Operation	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation or Power Down	5
Row Active	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	Precharge	6
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	7,8
	L	Н	L	Н	BA	Column	Read	Start Read; Determine if Auto Precharge	7,8
	L	Н	Н	L	X	Х	Burst Termination	No Operation	
	L	Н	н	Н	Х	Х	No Operation	No Operation	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation	
Read	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	н	L	Х	Х	Precharge	Terminate Burst; Start the Precharge	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	Terminate Burst; Start the Write cycle	8,9
	L	Н	L	Н	BA	Column	Read	Terminate Burst; Start a new Read cycle	8,9
	L	Н	Н	L	Х	Х	Burst Termination	Terminate the Burst	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
Write	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	Terminate Burst; Start the Prechage	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	Terminate Burst; Start a new Write cycle	8,9
	L	Н	L	Н	BA	Column	Read	Terminate Burst; Start the Read cycle	8,9
	L	Н	Н	L	Х	Х	Burst Termination	Terminate the Burst	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
Read	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
with Auto	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
Precharge	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	ILLEGAL	
	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	н	L	Х	Х	Burst Termination	ILLEGAL	
	L	н	н	Н	Х	Х	No Operation	Continue the Burst	

8

White Electronic Designs Corp. reserves the right to change products or specifications without notice

Current

Idle

State



WHITE ELECTRONIC DESIGNS _____ WED416S8030A-SI

Current					(
State	CE#	RAS#	CAS#	WE#	BA	A11, A10/AP-A0	Description	Action	Notes
Write	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
with Auto	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
Precharge	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	н	L	L	BA	Column	Write	ILLEGAL	
	L	н	L	Н	BA	Column	Read	a illegal	
	L	н	н	L	Х	Х	Burst Termination 🧹	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
Precharging	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	н	L	Х	Х	Precharge	No Operation; Bank(s) idle after tRP	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	ILLEGAL	4
	L	Н	L	н	BA	Column	Read	ILLEGAL	4
	L	Н	Н	L	Х	X	Burst Termination	No Operation; Bank(s) idle after tRP	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Bank(s) idle after tRP	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Bank(s) idle after t_{RP}	
Row	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
Activating	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4,10
	L	Н	L	L	BA	Column	Write	ILLEGAL	4
	L	Н	L	Н	BA	Column	Read	ILLEGAL	4
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Row active after t _{RCD}	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Row active after tRCD	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Row active after tRCD	
Write	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
Recovering	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	9
	L	Н	L	Н	BA	Column	Read	Start Write; Determine if Auto Precharge	9
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Row active after tDPL	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Row active after tDPL	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Row active after tDPL	

CURRENT STATE TRUTH TABLE (cont'd)

White Electronic Designs Corp. reserves the right to change products or specifications without notice.



WHITE ELECTRONIC DESIGNS _____ WED416S8030A-SI

Current					(
State	CE#	RAS#	CAS#	WE#	BA	A11, A10/AP-A0	Description	Action	Notes
Write	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
Recovering with Auto Precharge	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
Precharge	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	ILLEGAL	4,9
	L	Н	L	Н	BA	Column	Read	a illegal	4,9
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Precharge after toPL	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Precharge after tDPL	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Precharge after tDPL	
Refreshing	Refreshing L L L L		L		OP Code	Mode Register Set	ILLEGAL		
	L	L	L	Н	Х	Х	Auto or Self Refresh		
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
	L	Н	L	L	BA	Column	Write	ILLEGAL	
	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; idle after tRc	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; idle after tRc	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; idle after t _{RC}	
Mode	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
Register	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
Accessing	L	L	н	L	Х	Х	Precharge	ILLEGAL	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
	L	Н	L	L	BA	Column	Write	ILLEGAL	
	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Idle after two clock cycles	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after two clock cycles	

CURRENT STATE TRUTH TABLE (cont'd)

NOTES:

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the command is being applied to.

2. All Banks must be idle otherwise it is an illegal action.

3. If CKE is active (high) the SDRAM starts the Auto (CBR) Refresh operation, if CKE is inactive (low) then the Self Refresh mode is entered.

4. The Current State refers only to one of the banks, if BA0, BA1 selects this bank then the action is illegal. If BA0, BA1 selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.

5. If CKE is inactive (low) then the Power Down mode is entered, otherwise there is a No Operation.

The minimum and maximum Active time (tras) must be satisfied. 6.

- 7. The RAS# to CAS# Delay (tRcD) must occur before the command is given.
- Address A10 is used to determine if the Auto Precharge function is activated. 8.

9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements. The command is illegal if the minimum bank to bank delay time (tareo) is not satisfied.

White Electronic Designs Corp. reserves the right to change products or specifications without notice

October 2004 Rev. 4

White Electronic Designs _____


WED416S8030A-SI

ORDERING INFORMATION

Part Number	Organization	Operating Frequency	Height*
WED416S8030A10SI	2Mx16bitsx4banks	100MHz	11.76 (0.463")
WED416S8030A12SI	2Mx16bitsx4banks	83MHz	11.76 (0.463")

NOTE: This product does not include the prefix "WED" for part marking due to package size constraints.







White Electronic Designs Corp. reserves the right to change products or specifications without notice



Document Title

2Mx16x 4 Banks Synchronous DRAM

Revision History

Rev #	History	Release Date	Status
Rev 1	Created	5-21-1999	Advanced
Rev 2	2.1 Changed from EDI to WED	5-15-2000	Advanced
	2.2 Changed from Advanced to Preliminary	om	Preliminary
Rev 3	3.1 Changed from Preliminary to Final	9-2000	Final
Rev 4	4.1 Changed to WEDC format	10-2004	Final
	4.2 Added Document Title Page		
	3-		

White Electronic Designs Corp. reserves the right to change products or specifications without notice.