September 1998

54ACQQ373 • 54ACTQ373 Quiet Series Octal Transparent Latch with TRI-STATE Outputs

💊 National Semiconductor

54ACQ373 • 54ACTQ373 Quiet Series Octal Transparent Latch with TRI-STATE® Outputs

General Description

The 'ACQ/'ACTQ373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.

The 'ACQ/'ACTQ373 utilizes NSC Quiet Series technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series™ features GTO[™] output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- I_{CC} and I_{OZ} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch up immunity
- Eight latches in a single package
- TRI-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Faster prop delays than the standard 'AC/'ACT373

IEEE/IEC

⊳

Δ

00

01

02

03 0,

05

06

07 DS100238-2

- 4 kV minimum ESD immunity ('ACQ)
- Standard Military Drawing (SMD) 'ACTQ373: 5962-92188 'ACQ373: 5962-92178

ŌF

1 F

 D_0

D₁

 D_2 D3

 D_4

 D_5

 D_6 D₇ FN

C1

1 D


Logic Symbols

DA Do D2 Dz De 01 02 03 04 05 06

Pin Names	Description		
D ₀ -D ₇	Data Inputs		
LE	Latch Enable Input		
OE	Output Enable Input		
0 ₀ -0 ₇	TRI-STATE Latch Outputs		

GTOTM is a trademark of National Semiconductor Corporation. TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT® is a registered trademark of Fairchild Semiconductor Corporation. FACT Quiet SeriesTM is a trademark of Fairchild Semiconductor Corporation.

Connection Diagrams



Functional Description

The 'ACQ/ACTQ373 contains eight D-type latches with TRI-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.


Truth Table

= HIGH Voltage Level

L = LOW Voltage Level Z = High Impedance X = Immaterial

H

0₃ 9 GND 10 LE 11 0₄ 12 D₄ 13



Pin Assignment for LCC

14 15 16 17 18

 $D_5 O_5 O_6 D_6 D_7$

■ 3 D₀


200

🗖 🗆 🖻

🛋 20 V_{CC}

¢ 19 07

DS100238-4



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum F If Military/Aerospace specified please contact the National Semi Distributors for availability and s	devices are required, conductor Sales Office/	Recommended Operat Conditions Supply Voltage (V _{cc})	ing
Supply Voltage (V_{CC}) DC Input Diode Current (I_{IK}) $V_I = -0.5V$ $V_I = V_{CC} + 0.5V$	-0.5V to +7.0V -20 mA +20 mA	'ACQ 'ACTQ Input Voltage (V _I) Output Voltage (V _O) Operating Temperature (T₄)	2.0V to 6.0V 4.5V to 5.5V 0V to V _{CC} 0V to V _{CC}
DC Input Voltage (V _I) DC Output Diode Current (I _{OK}) $V_O = -0.5V$ $V_O = V_{CC} + 0.5V$ DC Output Voltage (V _O)	–0.5V to V _{CC} + 0.5V –20 mA +20 mA –0.5V to V _{CC} + 0.5V	Subscripting temperature (T_A) 54ACQ/ACTQ Minimum Input Edge Rate $\Delta V/\Delta t$ 'ACQ Devices V_{IN} from 30% to 70% of V_{CC} $V_{CC} @ 3.0V, 4.5V, 5.5V$	-55°C to +125°C 125 mV/ns
DC Output Source or Sink Current (I_O) DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})	±50 mA ±50 mA	Minimum Input Edge Rate $\Delta V/\Delta t$ 'ACTQ Devices V _{IN} from 0.8V to 2.0V V _{CC} @ 4.5V, 5.5V Note: All commercial packaging is not recommer	125 mV/ns
Storage Temperature (T _{STG}) DC Latchup Source or Sink Current Junction Temperature (T _J) CDIP	–65°C to +150°C ±300 mA 175°C	Note: All commercial packaging is not recommercial ing greater than 2000 temperature cycles from – Note 1: Absolute maximum ratings are those va to the device may occur. The databook specificat exception, to ensure that the system design is re temperature, and output/input loading variables mend operation of FACT® circuits outside datab	40°C to +125°C. lues beyond which damage ions should be met, without liable over its power supply, National does not recom-
DC Characteristics for	or 'ACQ Family De	evices	

Recommended Operating Conditions

Supply Voltage (V _{CC})	
'ACQ	2.0V to 6.0V
'ACTQ	4.5V to 5.5V
Input Voltage (V _I)	0V to V_{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	
54ACQ/ACTQ	–55°C to +125°C
Minimum Input Edge Rate $\Delta V / \Delta t$	
'ACQ Devices	
$V_{\rm IN}$ from 30% to 70% of $V_{\rm CC}$ $V_{\rm CC}$ @ 3.0V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate $\Delta V/\Delta t$	
'ACTQ Devices V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	125 mV/ns
Note: All commercial packaging is not recommending greater than 2000 temperature cycles from -4	
Note 1: Absolute maximum ratings are those value to the device may occur. The databook specification exception, to ensure that the system design is relia	ons should be met, without

Symbol	Parameter	V _{cc} (V)	54ACQ T _A = -55°C to +125°C	Units	Conditions
			Guaranteed Limits	-	
V _{IH}	Minimum High Level	3.0	2.1		V _{OUT} = 0.1V
	Input Voltage	4.5	3.15	V	or V _{CC} – 0.1V
		5.5	3.85		
V _{IL}	Maximum Low Level	3.0	0.9		V _{OUT} = 0.1V
	Input Voltage	4.5	1.35	V	or V _{CC} – 0.1V
		5.5	1.65		
V _{OH}	Minimum High Level	3.0	2.9		I _{OUT} = -50 μA
	Output Voltage	4.5	4.4	V	
		5.5	5.4		
					(Note 2) V _{IN} = V _{IL} or V _{IH}
		3.0	2.4		I _{OH} = -12 mA
		4.5	3.7	V	I _{OH} = -24 mA
		5.5	4.7		I _{OH} = -24 mA
V _{OL}	Maximum Low Level	3.0	0.1		Ι _{ΟUT} = 50 μΑ
	Output Voltage	4.5	0.1	V	
		5.5	0.1		
					(Note 2) V _{IN} = V _{IL} or V _{IH}
		3.0	0.50		I _{OL} = 12 mA
		4.5	0.50	V	I _{OL} = 24 mA
		5.5	0.50		I _{OL} = 24 mA
I _{IN}	Maximum Input	5.5	±1.0	μΑ	$V_{I} = V_{CC}, GND$
	Leakage Current				(Note 4)

- · ·			54ACQ		
Symbol Parameter	V _{cc}	T _A =	Units	Conditions	
		(V) –55°C to +125°C			
		Guaranteed Limits			
I _{OLD}	Minimum Dynamic (Note 3)	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current	5.5	-50	mA	V _{OHD} = 3.85V Min
I _{cc}	Maximum Quiescent	5.5	80.0	μA	$V_{IN} = V_{CC}$
	Supply Current				or GND (Note 4)
l _{oz}	Maximum TRI-STATE				$V_{I}(OE) = V_{IL}, V_{IH}$
	Leakage Current	5.5	±5.0	μA	$V_{I} = V_{CC}, GND$
					$V_{O} = V_{CC}, GND$
V _{OLP}	Quiet Output	5.0	1.5	V	
	Maximum Dynamic V _{OL}				(Notes 5, 6)
V _{OLV}	Quiet Output	5.0	-1.2	V	
	Maximum Dynamic V _{OL}				(Notes 5, 6)

I_{CC} for 54ACQ @ 25'C is identical to 74ACQ @ 25'C. Note 5: Plastic DIP package. Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND. Note 7: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 5V ('ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{ILD}), f = 1 MHz.

DC Characteristics for 'ACTQ Family Devices

			54ACTQ			
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions	
		(V)	–55°C to +125°C			
			Guaranteed Limits	7		
V _{IH}	Minimum High Level	4.5	2.0	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	2.0		or V _{CC} – 0.1V	
VIL	Maximum Low Level	4.5	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	0.8		or V _{CC} – 0.1V	
V _{OH}	Minimum High Level	4.5	4.4	V	I _{OUT} = -50 μA	
	Output Voltage	5.5	5.4			
					(Note 8) V _{IN} = V _{IL} or V _{IH}	
		4.5	3.70	V	I _{OH} = -24 mA	
		5.5	4.70		I _{OH} = -24 mA	
V _{OL}	Maximum Low Level	4.5	0.1	V	Ι _{ΟUT} = 50 μΑ	
	Output Voltage	5.5	0.1			
					(Note 8) V _{IN} = V _{IL} or V _{IH}	
		4.5	0.50	V	I _{OL} = 24 mA	
		5.5	0.50		I _{OL} = 24 mA	
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_{I} = V_{CC}, GND$	
	Leakage Current					
l _{oz}	Maximum TRI-STATE	5.5	±5.0	μA	$V_{I} = V_{IL}, V_{IH}$	
	Leakage Current				$V_{O} = V_{CC}, GND$	

			54ACTQ			
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions	
		(V)	-55°C to +125°C			
			Guaranteed Limits			
I _{CCT}	Maximum	5.5	1.6	mA	$V_{I} = V_{CC} - 2.1V$	
	I _{cc} /Input					
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current	5.5	-50	mA	V _{OHD} = 3.85V Min	
	(Note 9)					
I _{CC}	Maximum Quiescent	5.5	80.0	μA	$V_{IN} = V_{CC}$	
	Supply Current				or GND (Note 10)	
V _{OLP}	Quiet Output	5.0	1.5	V		
	Maximum Dynamic V _{OL}				(Notes 11, 12)	
V _{OLV}	Quiet Output	5.0	-1.2	V		
	Minimum Dynamic V _{OI}				(Notes 11, 12)	

OLV	Minimum Dynamic V _{OL}				(Notes	11, 12)	
Note 9: Maximu Note 10: I _{CC} for Note 11: Plastic Note 12: Max no	uts loaded; thresholds on input associ im test duration 2.0 ms, one output loa r 54ACTQ @ 25°C is identical to 74AC : DIP package. umber of outputs defined as (n). Data	aded at a time. TQ @ 25°C. inputs are driv	ut under test. en 0V to 3V. One output ⊛ GNI	3 Prom	cn		
Symbol	nbol Parameter (V) $T_A = -55^{\circ}C$ (V) to +125°C		–55°C	Units			
			(Note 13)	C _L = 50 pF		_	
t _{PHL} , t _{PLH}	Propagation Delay		3.3	Min 1.0	Max 15.0	ns	
'PHL', 'PLH	D _n to O _n		5.0	1.0	9.5	115	
t _{PHL} , t _{PLH}	Propagation Delay	,	3.3	1.0	16.0	ns	
FIL, FLI	LE to O _p		5.0	1.0	9.5		
t _{PZL} , t _{PZH}		ne	3.3	1.0	14.5	ns	
			5.0	1.0	10.5		
t _{PHZ} , t _{PLZ}	Output Disable Tir	ne	3.3	1.0	12.0	ns	
			5.0	1.0	10.5		

Note 13: Voltage Range 5.0 is 5.0V ± 0.5 V. Voltage Range 3.3 is 3.3V ±0.3V.

AC Operating Requirements				
			54ACQ	
		V _{cc}	$T_A = -55^{\circ}C$	
Symbol	Parameter	(V)	to +125°C	Units
		(Note 14)	C _L = 50 pF	
			Guaranteed Minimum	
t _s	Setup Time, HIGH or LOW	3.3	3.0	ns
	D _n to LE	5.0	3.0	
t _h	Hold Time, HIGH or LOW	3.3	1.5	ns
	D _n to LE	5.0	1,5	
t _w	LE Pulse Width, HIGH	3.3	5.0	ns
		5.0	5.0	

Note 14: Voltage Range 5.0 is 5.0V ±0.5V. Voltage Range 3.3 is 3.3V ±0.3V.

. .

AC Electrical Characteristics

Symbol	Parameter		V _{cc} (V) (Note 15)	T _A = to +	CTQ 55°C 125°C 50 pF	Units
			32	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay		5.0	1.5	10.5	ns
	D _n to O _n					
t _{PHL} , t _{PLH}	Propagation Delay		5.0	1.5	11.5	ns
	LE to On					
t _{PZL} , t _{PZH}	Output Enable Time		5.0	1.5	11.0	ns
t _{PHZ} , t _{PLZ}	Output Disable Time		5.0	1.5	10.5	ns

Note 15: Voltage Range 5.0 is 5.0V ±0.5V.


AC Operating Requirements


			54ACTQ	
		V _{cc}	T _A = -55°C]
Symbol	Parameter	(V)	to +125°C	Units
		(Note 16)	C _L = 50 pF	
			Guaranteed Minimum	
t _s	Setup Time, HIGH or LOW	5.0	3.5	ns
	D _n to LE			
t _h	Hold Time, HIGH or LOW	5.0	1.5	ns
	D _n to LE			
t _w	LE Pulse Width, HIGH	5.0	5.0	ns

Note 16: Voltage Range 5.0 is 5.0V $\pm 0.5V$

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation	44.0	pF	$V_{CC} = 5.0V$
	Capacitance			





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.