July 1998

54ABT16500 18-Bit Universal Bus Transceivers with TRI-STATE Outputs

54ABT16500 18-Bit Universal Bus Transceivers with TRI-STATE® Outputs

General Description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB is active-high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}}$, LEBA, and $\overline{\text{CLKBA}}$. The output enables are complementary (OEAB is active high and $\overline{\text{OEBA}}$ is active low).

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Features

- Combines D-Type latches and D-Type flip-flops for operation in transparent, latched, or clocked mode
- Flow-through architecture optimizes PCB layout
- Guaranteed latch-up protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Standard Microcircuit Drawing (SMD) 5962-9687001

_

Ordering Code

Military	Package Number	Package Description
54ABT16500W-QML	WA56A	56-Lead Cerpack

TRI-STATE® is a registered trademark of National Semiconductor Corporation


© 1998 National Semiconductor Corporation DS100225

www.national.com

•

Connection Diagram

Pin Assignment for Cerpack




Function Table (Note 1)

		Inp	Output		
1	OEAB	LEAB	CLKAB	Α	В
	L	Х	Х	Х	Z
	H	Н	Χ	L	L
	Н	Н	Χ	Н	Н
	Н	L	\downarrow	L	L
	Н	L	\downarrow	Н	Н
	Н	L	Н	Χ	B _o (Note 2)
	Н	L	L	Χ	B _o (Note 3)

 $\textbf{Note 1:} \ \, \text{A-to-B data flow is shown: B-to-A flow is similar but uses } \overline{\text{OEBA}}, \text{LEBA, and } \overline{\text{CLKBA}}.$

Note 2: Output level before the indicated steady-state input conditions were established.

Note 3: Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.



Absolute Maximum Ratings (Note 4)

-65°C to +150°C Storage Temperature -55°C to +125°C Ambient Temperature under Bias

Junction Temperature under Bias

Ceramic -55°C to +175°C

 $V_{\rm CC}$ Pin Potential to

Ground Pin -0.5V to +7.0V Input Voltage (Note 4) -0.5V to +7.0VInput Current (Note 4) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disabled or

Power-off State -0.5V to 5.5Vin the HIGH State –0.5V to $V_{\mbox{\scriptsize CC}}$

Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA) DC Latchup Source Current -500 mA Over Voltage Latchup (I/O)

10V

Recommended Operating Conditions

Free Air Ambient Temperature

Military -55°C to +125°C

Supply Voltage

Military +4.5V to +5.5V Minimum Input Edge Rate $(\Delta V/\Delta t)$ Data Input 50 mV/ns Enable Input 20 mV/ns

Note 4: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 5: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		ABT16500		Units	Vcc	Conditions	
		Min	Тур	Max	_ 4	4		
V _{IH}	Input HIGH Voltage	2.0		-	V		Recognized HIGH Signal	
V _{IL}	Input LOW Voltage		-	0.8	V		Recognized LOW Signal	
V _{CD}	Input Clamp Diode Voltage		7	-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage 54ABT	2.5			V	Min	I _{OH} = -3 mA	
	54ABT	2.0			V	Min	I _{OH} = -24 mA	
V _{OL}	Output LOW Voltage 54ABT			0.55	V	Min	I _{OL} = 48 mA	
I _{IH}	Input HIGH Current			5	μA	Max	V _{IN} = 2.7V (Note 6)	
				5			$V_{IN} = V_{CC}$	
I _{BVI}	Input HIGH Current Breakdown Test			7	μA	Max	V _{IN} = 7.0V	
I _{IL}	Input LOW Current			-5	μA	Max	V _{IN} = 0.5V (Note 6)	
				-5			V _{IN} = 0.0V	
V_{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu A$	
							All Other Pins Grounded	
I _{IH} +	Output Leakage Current			50	μA	0 - 5.5V	$V_{OUT} = 2.7V; \overline{OE}, OE = 2.0V$	
I _{OZH}								
I _{IL} +	Output Leakage Current			-50	μA	0 – 5.5V	$V_{OUT} = 0.5V; \overline{OE}, OE = 2.0V$	
I _{OZL}								
Ios	Output Short-Circuit Current	-100		-275	mA	Max	V _{OUT} = 0V	
I _{CEX}	Output High Leakage Current			50	μA	Max	$V_{OUT} = V_{CC}$	
I _{ZZ}	Bus Drainage Test			100	μA	0.0	V _{OUT} = 5.5V; All Others GND	
I _{CCH}	Power Supply Current			1.0	mA	Max	All Outputs HIGH	
I _{CCL}	Power Supply Current			68	μA	Max	An or Bn Outputs Low	
I _{CCZ}	Power Supply Current			1.0	mA	Max	$\overline{OE}_n = V_{CC}$	
							All Others at V _{CC} or GND	
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	$V_I = V_{CC} - 2.1V$	
							All Others at V _{CC} or GND	
I _{CCD}	Dynamic I _{CC} No Load				mA/	Max	Outputs Open	
	(Note 6)			0.23	MHz		Transparent Mode	
							One Bit Toggling, 50% Duty Cycle	

Note 6: Guaranteed, but not tested

DC Electrical Characteristics Symbol Parameter Min Max Units V_{cc} Conditions $C_L = 50 pF; R_L =$ $\mathbf{500}\Omega$ Quiet Output Maximum Dynamic V_{OL} V_{OLP} 5.0 $T_A = 25^{\circ}C \text{ (Note 7)}$

Note 7: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

AC Electrical Characteristics

 V_{OLV}

Quiet Output Minimum Dynamic V_{OL}

Symbol	Parameter	54ABT T _A = -55°C to +125°C		Units	Fig.
]	No.
		V _{CC} = 4	.5V-5.5V		
		C _L =	50 pF		
		Min	Max	1	
f _{max}	Maximum Clock Frequency	150		MHz	
t _{PLH}	Propagation Delay	1.0	6.5	ns	Figure 4
t _{PHL}	A or B to B or A	1.0	7.0	2 95-	
t _{PLH}	Propagation Delay	1.0	7.0	ns	Figure 4
t _{PHL}	LEAB or LEBA to B or A	1.0	7.8	-10	
t _{PLH}	Propagation Delay	1.0	7.5	ns	Figure 4
t _{PHL}	CLKAB or CLKBA to B or A	1.0	8.0		
t _{PZH}	Propagation Delay	1.0	6.3	ns	Figure 6
t_{PZL}	OEAB or OEBA to B or A	1.0	6. 5		
t _{PHZ}	Propagation Delay	1.0	7.2	ns	Figure 6
t_{PLZ}	OEAB or OEBA to B or A	1.0	6.8		

AC Operating Requirements

Symbol	Parameter	54ABT		Units	Fig.
		$T_A = -55^{\circ}$	C to +125°C		No.
		1	.5V-5.5V		
		C _L = 50 pF		_	
		Min	Max		
t _s (H)	Setup Time,	4.5		ns	Figure 7
t _s (L)	A to CLKAB	4.5			
t _h (H)	Hold Time,	0		ns	Figure 7
$t_h(L)$	A to CLKAB	0			
t _s (H)	Setup Time,	4.0		ns	Figure 7
$t_s(L)$	B to CLKBA	4.0			
t _h (H)	Hold Time,	0		ns	Figure 7
$t_h(L)$	B to CLKBA	0			
t _s (H)	Setup Time, A to LEAB	1.5		ns	Figure 7
$t_s(L)$	or B to LEBA, CLK High	1.5			
t _h (H)	Hold Time, A to LEAB	1.5		no	Figure 7
$t_h(L)$	or B to LEBA, CLK High	1.5		ns	
t _s (H)	Setup Time, A to LEAB	4.5		ns	Figure 7
$t_s(L)$	or B to LEBA, CLK Low	4.5			
t _h (H)	Hold Time, A to LEAB	1.5		ns	Figure 7
$t_h(L)$	or B to LEBA, CLK Low	1.5			
t _w (H)	Pulse Width,	3.3		ns	Figure 5
t _w (L)	LEAB or LEBA, High	3.3			

www.national.com

T_A = 25°C (Note 7)

5.0

AC Operating	Requirements	(Continued)
--------------	--------------	-------------

Symbol	Parameter	54ABT T _A = -55°C to +125°C		Units	Fig. No.
			.5V-5.5V		
		C _L = 50 pF			
		Min	Max		
t _w (H)	Pulse Width, CLKAB	3.3		ns	Figure 5
t _w (L)	or CLKBA, High or Low	3.3			

+


Capacitance

Symbol	Parameter	Тур	Units	Conditions, T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 0.0V
C _{I/O} (Note 8)	Output Capacitance	11.0	pF	V _{CC} = 5.0V

Note 8: $C_{I/O}$ is measured at frequency f = 1 MHz per MIL-STD-883B, Method 3012.







*Includes jig and probe capacitance.

FIGURE 1. Standard AC Test Load




FIGURE 5. Propagation Delay, Pulse Width Waveforms




FIGURE 2. V_M = 1.5V




FIGURE 6. TRI-STATE Output HIGH and LOW Enable and Disable Times

Input Pulse Requirements

Amplitude	Rep. Rate	t _w	t _r	t _f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Test Input Signal Requirements




FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions





FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms

Physical Dimensions inches (millimeters) unless otherwise noted



+

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



8

National Semiconductor Corporation Americas Tel: 1-800-272-9959

Fax: 1-800-737-7018

www.national.com

National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Cust Response Group Tel: 65-2544466 Fax: 65-2504466

National Semiconductor Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179

Email: sea.support@nsc.com

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.