

February 1999

54ACT825 8-Bit D Flip-Flop


General Description

The 'ACT825 is an 8-bit buffered register. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included are multiple enables that allow multi-use control of the interface. The 'ACT825 has noninverting outputs and is fully compatible with AMD's Am29825.

Features

- Outputs source/sink 24 mA
- Inputs and outputs are on opposite sides
- 'ACT825 has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD)
 -- 'ACT825: 5962-91611

Logic Symbols




| Description |
|----------------|
| Data Inputs |
| Data Outputs |
| Output Enables |
| Clock Enable |
| Clear |
| Clock Input |
| |


FACTTM is a trademark of Fairchild Semiconductor.
TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Connection Diagrams

Pin Assignment for DIP and Flatpak



Pin Assignment for LCC



Functional Description

The 'ACT825 consists of eight D-type edge-triggered flip-flops. These devices have TRI-STATE® outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable (OE) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With $\overline{\sf OE}_1$, $\overline{\sf OE}_2$ and $\overline{\sf OE}_3$ LOW, the contents of the flip-flops are available at the outputs. When one of \overline{OE}_1 , \overline{OE}_2 or \overline{OE}_3 is HIGH, the outputs go to the high impedance state.

Operation of the OE input does not affect the state of the flip-flops. The 'ACT825 has Clear (CLR) and Clock Enable (EN) pins. These pins are ideal for parity bus interfacing in high performance systems.

When $\overline{\text{CLR}}$ is LOW and $\overline{\text{OE}}$ is LOW, the outputs are LOW. When CLR is HIGH, data can be entered into the flip-flops. When EN is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When $\overline{\text{EN}}$ is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

Function Table

| | | Inputs | | | Internal | Output | Function |
|----|-----|--------|----|----------------|----------|--------|----------|
| ŌĒ | CLR | EN | СР | D _n | Q | 0 | |
| Н | Х | L | | L | L | Z | High-Z |
| Н | X | L | ~ | Н | Н | Z | High-Z |
| Н | L | X | Χ | X | L | Z | Clear |
| L | L | X | X | X | L | L | Clear |
| Н | Н | Н | Χ | X | NC | Z | Hold |
| L | Н | Н | Χ | X | NC | NC | Hold |
| Н | Н | L | ~ | L | L | Z | Load |
| Н | Н | L | ~ | Н | Н | Z | Load |
| L | Н | L | ~ | L | L | L | Load |
| L | Н | L | ~ | Н | Н | Н | Load |


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

✓ = LOW-to-HIGH Transition NC = No Change



Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})

DC Input Diode Current (IIK)

Storage Temperature (T_{STG})

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-0.5V to 7.0V

-65°C to +150°C

 $V_1 = -0.5V$ -20 mA $V_{I} = V_{CC} + 0.5V$ +20 mA DC Input Voltage (V_I) -0.5V to $V_{\rm CC}$ +0.5V DC Output Diode Current (I_{OK}) $V_{O} = -0.5V$ -20 mA $V_O = V_{CC} + 0.5V$ +20 mA DC Output Voltage (V_O) +0.5V DC Output Source or Sink Current ±50 mA (I_O) DC $V_{\rm CC}$ or Ground Current Per Output Pin (I_{CC} or I_{GND}) ±50 mA Junction Temperature (T_J) CDIP 175°C

Recommended Operating Conditions

Supply Voltage (V_{CC}) 'ACT 4.5V to 5.5V Input Voltage (V_{I}) 0V to V_{CC} Output Voltage (V_{O}) 0V to V_{CC} Operating Temperature (T_{A}) 54ACT -55°C to +125°C Minimum Input Edge Rate ($\Delta V/\Delta t$) 'ACT Devices V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

| | | | 35 (20) | | |
|------------------|--------------------------------|-----|----------------------|-------|--------------------------------------|
| | | | 54ACT | | |
| Symbol | Parameter | Vcc | T _A = | Units | Conditions |
| | | (V) | −55°C to | | |
| | | | +125°C | | |
| | | | Guaranteed Limits | | |
| | Minimum High Louis | 4.5 | | V | \ \\ - 0.4\\ |
| V_{IH} | Minimum High Level | 4.5 | 2.0 | \ \ \ | V _{OUT} = 0.1V |
| ., | Input Voltage | 5.5 | 2.0 | | or V _{CC} -0.1V |
| V_{IL} | Maximum Low Level | 4.5 | 0.8 | | V _{OUT} = 0.1V |
| | Input Voltage | 5.5 | 0.8 | | or V _{CC} -0.1V |
| V_{OH} | Minimum High Level | 4.5 | 4.4 | V | I _{OUT} = -50 μA |
| | | 5.5 | 5.4 | | |
| | | | | | (Note 2) |
| | | | | | $V_{IN} = V_{IL} \text{ or } V_{IH}$ |
| | | 4.5 | 3.70 | V | I _{OH} = -24 mA |
| | | 5.5 | 4.70 | | I _{OH} = -24 mA |
| V_{OL} | Maximum Low Level | 4.5 | 0.1 | V | I _{OUT} = 50 μA |
| | Output Voltage | 5.5 | 0.1 | | |
| | | | | | (Note 2) |
| | | | | | $V_{IN} = V_{IL} \text{ or } V_{IH}$ |
| | | 4.5 | 0.50 | V | I _{OL} = 24 mA |
| | | 5.5 | 0.50 | | I _{OL} = 24 mA |
| I _{IN} | Maximum Input Leakage Current | 5.5 | ±1.0 | μA | $V_I = V_{CC}$, GND |
| I_{OZ} | Maximum TRI-STATE Current | 5.5 | ±10.0 | μA | $V_{I} = V_{IL}, V_{IH}$ |
| | | | | | $V_O = V_{CC}$, GND |
| I _{CCT} | Maximum I _{CC} /Input | 5.5 | 1.6 | mA | $V_I = V_{CC} -2.1V$ |
| | (Note 3) | | | | |
| I _{OLD} | Minimum Dynamic | 5.5 | 50 | mA | V _{OLD} = 1.65V Max |
| I _{OHD} | Output Current | 5.5 | -50 | mA | V _{OHD} = 3.85V Min |
| I _{cc} | Maximum Quiescent | 5.5 | 160 | μA | V _{IN} = V _{CC} |
| | Supply Current | | | | or GND |
| | 1 | | | 1 | 1 |

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

www.national.com

DC Electrical Characteristics (Continued)

Note 4: I_{CC} limit for 54ACT @ 25°C is identical to 74ACT @ 25°C.

AC Electrical Characteristics

| - | | | 54ACT | | | |
|------------------|-----------------------|------------------------------|---|------|-------|-------------|
| Symbol | Parameter | V _{cc} (V) (Note 5) | T _A = -55°C to +125°C C _L = 50 pF | | Units | Fig. No. |
| | | | Min | Max | 1 | |
| f _{max} | Maximum Clock | 5.0 | 95 | | MHz | |
| | Frequency | | | | | |
| t _{PLH} | Propagation Delay | 5.0 | 1.5 | 11.5 | ns | |
| | CP to O _n | | | | | |
| t _{PHL} | Propagation Delay | 5.0 | 1.5 | 11.5 | ns | |
| | CP to O _n | | | | | |
| t _{PHL} | Propagation Delay | 5.0 | 1.5 | 18.0 | ns | |
| | CLR to O _n | | | .31 | 10 | |
| t _{PZH} | Output Enable Time | 5.0 | 1.5 | 11.5 | ns | |
| | OE to O _n | | | A 3" | -10 | |
| t _{PZL} | Output Enable Time | 5.0 | 1.5 | 12.5 | ns | |
| | OE to O _n | | 3.0 | 44. | | |
| t _{PHZ} | Output Disable Time | 5.0 | 1.5 | 13.5 | ns | |
| | OE to O _n | | C | | | |
| t _{PLZ} | Output Disable Time | 5.0 | 1.5 | 13.0 | ns | |
| | OE to On |), (| | | | |

Note 5: Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements


| Symbol | Parameter | V _{cc} (V) (Note 6) | 54ACT T _A = -55°C to +125°C C _L = 50 pF Guaranteed Minimum | Units | Fig. No. |
|------------------|---|------------------------------|---|-------|-------------|
| t _s | Setup Time, HIGH or LOW D _n to CP | 5.0 | 4.0 | ns | |
| t _h | Hold Time, HIGH or LOW D _n to CP | 5.0 | 2.5 | ns | |
| t _s | Setup Time, HIGH or LOW EN to CP | 5.0 | 4.0 | ns | |
| t _h | Hold Time, HIGH or LOW EN to CP | 5.0 | 2.0 | ns | |
| t _w | CP Pulse Width HIGH or LOW | 5.0 | 6.0 | ns | |
| t _w | CLR Pulse Width, LOW | 5.0 | 7.0 | ns | |
| t _{rec} | CLR to CP Recovery Time | 5.0 | 4.5 | ns | |

Note 6: Voltage Range 5.0 is 5.0V ±0.5V


Capacitance

| Symbol | Parameter | Тур | Units | Conditions |
|-----------------|-------------------|-----|-------|------------------------|
| C _{IN} | Input Capacitance | 4.5 | pF | V _{CC} = OPEN |
| C _{PD} | Power Dissipation | 44 | pF | V _{CC} = 5.0V |
| | Capacitance | | | |





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507