

54ACTQ544 Quiet Series Octal Registered Transceiver with TRI-STATE® Outputs


General Description

The ACTQ544 is an inverting octal transceiver containing two sets of D-type registers for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent input and output control in either direction of data flow. The '544 inverts data in both directions.

The ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- 8-bit inverting octal latched transceiver
- Separate controls for data flow in each direction
- Back-to-back registers for storage
- Outputs source/sink 24 mA
- 4 kV minimum ESD immunity




Pin Names	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Enable Input (Active LOW)
CEBA	B-to-A Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input (Active LOW)
LEBA	B-to-A Latch Enable Input (Active LOW)
$\overline{A}_0^ \overline{A}_7^-$	A-to-B Data Inputs or
	B-to-A TRI-STATE Outputs
$\overline{B}_0^ \overline{B}_7^-$	B-to-A Data Inputs or
	A-to-B TRI-STATE Outputs

 $\label{eq:GTO} GTO^{\text{to}} \ \ \text{is a trademark of National Semiconductor Corporation.}$ $TRI-STATE^{\text{s}} \ \ \text{is a registered trademark of National Semiconductor Corporation.}$ $FACT^{\text{s}} \ \ \text{is a registered trademark of Fairchild Semiconductor Corporation.}$ $FACT \ \ \text{Quiet Senes}^{\text{to}} \ \ \text{is a trademark of Fairchild Semiconductor Corporation.}$

Connection Diagrams

Pin Assignment for DIP and Flatpak



EFRA

A Assign. for LCC \$\bar{a}_6 \bar{A}_5 \bar{A}_4 \text{ NC } \bar{A}_5 \bar Ā₇ [2] CEAB [3] GND [4] NC 15 OEAB 16 LEAB 17 B₇ 18

Functional Description

The ACTQ544 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (CEAB) input must be LOW in order to enter data from $\overline{A_0} - \overline{A_7}$ or take data from $\overline{B}_0^- - \overline{B}_7^-$, as indicated in the Data I/O Control Table. With CEAB LOW, a LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the TRI-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the CEBA, LEBA and OEBA inputs.

Data I/O Control Table


	Inputs		Latch	Output
CEAB	LEAB	OEAB	Status	Buffers
Н	Х	Х	Latched	High Z
X	Н	Χ	Latched	_
L	L	Χ	Transparent	_
X	Χ	Н	_	High Z
L	Χ	L	_	Driving

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial
A-to-B data flow shown; B-to-A flow control is the same, except using CEBA, LEBA and OEBA

2 www.national.com



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.5V to +7.0V DC Input Diode Current (IIK) $V_1 = -0.5V$ -20 mA $\dot{V_I} = V_{CC} + 0.5V$ +20 mA

-0.5V to $V_{\rm CC}$ + 0.5V DC Input Voltage (V_I) DC Output Diode Current (I_{OK})

 $V_{\rm O} = -0.5V$ -20 mA

 $V_O = V_{CC} + 0.5V$ +20 mA DC Output Voltage (V_O) -0.5V to $V_{\rm CC}$ + 0.5V

DC Output Source or Sink Current ($I_{\rm O}$) ±50 mA DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ±50 mA Storage Temperature (T_{STG}) -65°C to +150°C DC Latch-up Source or ±300 mA Sink Current Junction Temperature (T_{.I}) 175°C

Recommended Operating Conditions

Supply Voltage V_{CC}

'ACTQ 4.5V to 5.5V 0V to $V_{\rm CC}$ Input Voltage (V_I) 0V to $V_{\rm CC}$ Output Voltage (Vo)

Operating Temperature (T_A) (Note 2)

-55°C to +125°C 54ACTQ

Minimum Input Edge Rate $\Delta V/\Delta t$

'ACTQ Devices $\ensuremath{V_{\text{IN}}}$ from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

Note 2: Surface mount and plastic dip packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to +125°C.

DC Characteristics for 'ACTQ Family Devices

			54ACTQ		
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions
		(V)	-55°C to +125°C		
			Guaranteed Limits		
V _{IH}	Minimum High Level	4.5	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	2.0		or V _{CC} – 0.1V
V _{IL}	Maximum Low Level	4.5	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	0.8		or V _{CC} – 0.1V
V _{OH}	Minimum High Level	4.5	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.4		
					(Note 3)
					$V_{IN} = V_{IL}$ or V_{IH}
		4.5	3.70	V	$I_{OH} = -24 \text{ mA}$
		5.5	4.70		I _{OH} = -24 mA
V _{OL}	Maximum Low Level	4.5	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.1		
					(Note 3)
					$V_{IN} = V_{IL}$ or V_{IH}
		4.5	0.50	V	I _{OL} = 24 mA
		5.5	0.50		I _{OL} = 24 mA
I _{IN}	Maximum Input	5.5	±1.0	μA	V _I = V _{CC} , GND
	Leakage Current				
I _{OZT}	Maximum I/O	5.5	±10.0	μA	V_{I} , (OE) = V_{IL} , V_{IH}
	Leakage Current				$V_O = V_{CC}$, GND
Ісст	Maximum	5.5	1.6	mA	$V_{I} = V_{CC} - 2.1V$
	I _{CC} /Input				

www.national.com

DC Characteristics for 'ACTQ Family Devices (Continued)

			54ACTQ		
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions
		(V)	-55°C to +125°C		
			Guaranteed Limits	1	
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 4)	5.5	-50	mA	V _{OHD} = 3.85V Min
I _{cc}	Maximum Quiescent	5.5	160.0	μA	V _{IN} = V _{CC}
	Supply Current				or GND (Note 5)
V _{OLP}	Quiet Output	5.0	1.6	V	2–12, 13
	Maximum Dynamic V _{OL}				(Notes 6, 7)
V _{OLV}	Quiet Output	5.0	-1.2	V	2–12, 13
	Minimum Dynamic V _{OL}				(Notes 6, 7)

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 6: Plastic D	4ACTQ @ 25°C is identical to 74ACTQ@ 25°C. DIP package. nber of outputs defined as (n-1). Data Inputs are on the properties of Data Inputs (n) switching (n-1) inputs switch			itching: 3V to threst	hold (V _{ILD}), 0V to th	ireshold (V _{IHD}),
AC Elec	trical Characteristics		逐步門	m.c		
Symbol	Parameter	V _{cc} (V)	T _A =	CTQ -55°C 125°C	Units	Fig.
		(Note 9)	C _L =	50 pF Max		
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A _n to B _n or B _n to A _n	5.0	2.0	9.5	ns	
t _{PLH} t _{PHL}	Propagation Delay LEBA, LEAB to A _n , B _n	5.0	2.0	11.0	ns	
t _{PZH} t _{PZL}	Output Enable Time OEBA or OEAB to A _n or B _n CEBA or CEAB to A _n or B _n	5.0	1.5	13.0	ns	
t _{PHZ} t _{PLZ}		5.0	1.5	9.0	ns	

Note 9: Voltage Range 5.0 is 5.0V ±0.5V

Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

AC Operating Requirements


Symbol	Parameter	V _{CC} (V) (Note 11)	54ACTQ T _A = -55°C to +125°C C _L = 50 pF Guaranteed Minimum	Units	Fig. No.
t _s	Setup Time, HIGH or LOW	5.0	3.0	ns	
	A_n or B_n to \overline{LEBA} or \overline{LEAB}				
t _h	Hold Time, HIGH or LOW	5.0	1.5	ns	
	A_n or B_n to \overline{LEBA} or \overline{LEAB}				
t _w	Latch Enable, B to A	5.0	4.0	ns	
	Pulse Width, LOW				


Note 11: Voltage Range 5.0 is 5.0V ±0.5V

Capacitance

				-
Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation	80.0	pF	$V_{CC} = 5.0V$
	Capacitance		23	- 1







LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179