National Semiconductor

August 1998

54ABT652

Octal Transceivers and Registers with TRI-STATE® Outputs

General Description

The 'ABT652 consists of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

- Multiplexed real-time and stored data
- A and B output sink capability of 48 mA, source capability of 24 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Standard Microcircuit Drawing (SMD) 5962-9324201

Features


■ Independent registers for A and B buses

Ordering Code:


Commercial Package		Package Description		
	Number	CO.		
54ABT652J-QML	J24A	24-Lead Ceramic Dual-in-line		
54ABT652W-QML	W24C	24-Lead Cerpack		
54ABT652E-QML	E28A	28-Lead Ceramic Leadless Chip Carrier, Type C		

Connection Diagram

Pin Assignment for DIP and Flatpack




TRI-STATE® is a registered trademark of National Semiconductor Corporation



Pin Descriptions

Pin Names	Description
A ₀ -A ₇	Data Register A Inputs/TRI-STATE Outputs
B ₀ -B ₇	Data Register B Inputs/TRI-STATE Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Select Inputs
OEAB, OEBA	Output Enable Inputs

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Functional Description


In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) controls can multiplex stored and real-time

The examples in *Figure 1* demonstrate the four fundamental bus-management functions that can be performed with the 'ABT652C.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appropri-

ate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB and $\overline{\text{OEBA}}$. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.



Functional Description (Continued)

	Inputs					Inputs/Outputs (Note 1)		Operating Mode	
DEAB	OEBA	CPAB	СРВА	SAB	SBA	A ₀ thru A ₇	B _o thru B ₇		
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation	
L	Н	N	N	Х	Х			Store A and B Data	
Χ	Н	N	H or L	Х	Х	Input	Not Specified	Store A, Hold B	
Н	Н	N	N	Х	Х	Input	Output	Store A in Both Registers	
L	Х	H or L	N	Х	Х	Not Specified	Input	Hold A, Store B	
L	L	N	N	Х	Х	Output	Input	Store B in Both Registers	
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus	
L	L	Х	H or L	Х	Н			Store B Data to A Bus	
Н	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus	
Н	Н	H or L	Х	Н	Х			Stored A Data to B Bus	
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and	
								Stored B Data to A Bus	
the hus	nine will he	stored on every	LOW to HIGH	transition (on the cloc	k innuts	EB/ (Inputs, Data Input it	inctions are always enabled, i.e., data a	
the bus	pins will be s	stored on every	LÓW to HIGH	transition of	on the cloc	k inputs.	EBA inputs. Data input fu	unctions are always enabled, i.e., data a	



Absolute Maximum Ratings (Note 2)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$

Junction Temperature under Bias

Ceramic -55°C to +175°C

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0V Input Voltage (Note 3) -0.5V to +7.0V

Input Current (Note 3) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disable or

or Power-Off State $$-0.5$\mbox{V to }$+5.5\mbox{V} in the HIGH State $$-0.5$\mbox{V to }$\mbox{V}_{\rm CC}$$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) DC Latchup Source Current -500 mA

Over Voltage Latchup (I/O)

10V

Recommended Operating Conditions

Free Air Ambient Temperature

Military -55°C to +125°C

Supply Voltage

Military +4.5V to +5.5V Minimum Input Edge Rate $(\Delta V/\Delta t)$ Data Input 50 mV/ns Enable Input 20 mV/ns Clock Input 100 mV/ns

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these

conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter AB		ABT65	3T652 Un		V _{cc}	Conditions	
		Min	Тур	Max	- 2	- 34		
V _{IH}	Input HIGH Voltage	2.0			V	9-	Recognized HIGH Signal	
V _{IL}	Input LOW Voltage			0.8	V	1	Recognized LOW Signal	
V _{CD}	Input Clamp Diode Voltage		. 1	-1.2	- V	Min	i _{IN} = -18 mA (Non I/O Pins)	
V _{OH}	Output HIGH 54ABT	2.5			V	Min	$I_{OH} = -3 \text{ mA}, (A_n, B_n)$	
	Voltage 54ABT	2.0	_ \				$I_{OH} = -24 \text{ mA}, (A_n, B_n)$	
V _{OL}	Output LOW 54ABT	1/		0.55	V	Min	$I_{OL} = 48 \text{ mA}, (A_n, B_n)$	
	Voltage	1						
I _{IH}	Input HIGH Current			2	μA	Max	V _{IN} = 2.7V (Non-I/O Pins) (Note 4)	
							V _{IN} = V _{CC} (Non-I/O Pins)	
I _{BVI}	Input HIGH Current			7	μA	Max	V _{IN} = 7.0V (Non-I/O Pins)	
	Breakdown Test							
I _{BVIT}	Input HIGH Current			100	μA	Max	$V_{IN} = 5.5V (A_n, B_n)$	
	Breakdown Test (I/O)							
I _{IL}	Input LOW Current			-2	μA	Max	V _{IN} = 0.5V (Non-I/O Pins) (Note 4)	
							V _{IN} = 0.0V (Non-I/O Pins)	
I _{IH} + I _{OZH}	Output Leakage Current			50	μA	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$	
							OEBA = 2.0V and OEAB = GND = 2.0V	
I _{IL} + I _{OZL}	Output Leakage Current			-50	μA	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$	
							OEBA = 2.0V and OEAB = GND = 2.0V	
los	Output Short-Circuit Current	-50		-180	mA	Max	$V_{OUT} = 0V (A_n, B_n)$	
I _{CEX}	Output HIGH Leakage Current			50	μA	Max	$V_{OUT} = V_{CC} (A_n, B_n)$	
I _{CCH}	Power Supply Current			250	μA	Max	All Outputs HIGH	
I _{CCL}	Power Supply Current			30	mA	Max	All Outputs LOW	
I _{CCZ}	Power Supply Current			250	μA	Max	Outputs TRI-STATE;	
							All others at V _{CC} or GND	
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	$V_I = V_{CC} - 2.1V$	
							All others at V _{CC} or GND	

Note 4: Guaranteed but not tested.

Note 5: For 8 outputs toggling, I_{CCD} < 1.4 mA/MHz.

Note 6: Guaranteed, but not tested.

www.national.com

DC Electrical Characteristics Symbol Parameter Max Units v_{cc} Conditions $\mathrm{C_L}$ = 50 pF, $\mathrm{R_L}$ = 500 Ω Quiet Output Maximum Dynamic V_{OL} 1.2 5.0 $T_A = 25^{\circ}C \text{ (Note 7)}$ $T_A = 25^{\circ}C$ (Note 7) Quiet Output Minimum Dynamic V_{OL} -1.8 5.0

Note 7: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

AC Electrical Characteristics

			54ABT		
		T _A :	= -55°C to +125°C	1	Fig.
Symbol	Parameter	v	_{CC} = 4.5V-5.5V	Units	No.
			C _L = 50 pF		
		Min	Max		
f _{max}	Max Clock Frequency	125		MHz	
t _{PLH}	Propagation Delay	1.4	7.8	ns	Figure
t _{PHL}	Clock to Bus	1.2	8.4	3	5
t _{PLH}	Propagation Delay	1.5	6.7	ns	Figure
t _{PHL}	Bus to Bus	1.5	6.7	-0	5
t _{PLH}	Propagation Delay	1.2	6.9	ns	Figure
t _{PHL}	SBA or SAB to A _n to B _n	1.2	7.7		5
t _{PZH}	Enable Time	1.3	5.6	ns	Figure
			-O.	113	7
t _{PZL}	OEBA or OEAB to A _n or B _n	2.0	7.8		
t _{PHZ}	Disable Time	1.5	8.2	ns	Figure
				113	7
t_{PLZ}	OEBA or OEAB to A _n or B _n	1.5	7.3		

AC Operating Requirements


Symbol	Parameter	54ABT T _A = -55°C to +125°C V _{CC} = 4.5V-5.5V C _L = 50 pF		Units	Fig. No.
		Min	Max		
t _S (H)	Setup Time, HIGH	3.5		ns	Figure 8
t _S (L)	or LOW Bus to Clock				
t _H (H)	Hold Time, HIGH	1.5		ns	Figure 8
t _H (L)	or LOW Bus to Clock				
t _W (H)	Pulse Width,	4.0		ns	Figure 6
t _W (L)	HIGH or LOW				

Capacitance				
Symbol	Parameter	Max	Units	Conditions
				(T _A = 25°C)
C _{IN}	Input Capacitance	14.0	pF	V _{CC} = 0V (non I/O pins)
C _{I/O} (Note 8)	I/O Capacitance	19.5	pF	$V_{CC} = 5.0V (A_n, B_n)$


Note 8: $C_{I/O}$ is measured at frequency, f = 1 MHz, per MIL-STD-883D, Method 3012.




 ${
m t_{PLH}}$ vs Temperature (T_A) C_L = 50 pF, 1 Output Switching Clock to Bus




 t_{PHL} vs Temperature (T_A) C_L = 50 pF, 1 Output Switching Clock to Bus




 $t_{\rm PLH}$ vs Temperature (T_A) C_L = 50 pF, 1 Output Switching Bus to Bus




t_{PHL} vs Temperature (T_A) C_L = 50 pF, 1 Output Switching Bus to Bus




 $t_{\rm PLH}$ vs Temperature (T_A) C_L = 50 pF, 1 Output Switching SBA or SAB to A_n or B_n




 t_{PHL} vs Temperature (T_A) C_L = 50 pF, 1 Output Switching SBA or SAB to A_n or B_n




t_{PLH} vs Load Capacitance 1 Output Switching, T_A = 25°C Clock to Bus




t_{PHL} vs Load Capacitance 1 Output Switching, T_A = 25°C Clock to Bus




t_{PLH} vs Load Capacitance 1 Output Switching, T_A = 25°C Bus to Bus




t_{PHL} vs Load Capacitance 1 Output Switching, T_A = 25°C Bus to Bus




t_{PLH} vs Load Capacitance 1 Output Switching, T_A = 25°C SBA or SAB to A_n or B_n




 $t_{\rm PHL}$ vs Load Capacitance 1 Output Switching, $T_{\rm A}$ = 25°C SBA or SAB to $A_{\rm n}$ or $B_{\rm n}$




t_{PLH} vs Load Capacitance 8 Outputs Switching, T_A = 25°C Clock to Bus




t_{PHL} vs Load Capacitance 8 Outputs Switching, T_A = 25°C Clock to Bus




t_{PLH} vs Load Capacitance 8 Outputs Switching, T_A = 25°C Bus to Bus




t_{PHL} vs Load Capacitance 8 Outputs Switching, T_A = 25°C Bus to Bus




t_{PLH} vs Load Capacitance 8 Outputs Switching, T_A = 25°C SBA or SAB to A_n or B_n




 t_{PHL} vs Load Capacitance 8 Outputs Switching, T_A = 25°C SBA or SAB to A_n or B_n




t_{PZL} vs Temperature (T_A) C_L = 50 pF, 1 Output Switching




t_{PLZ} vs Temperature (T_A) C_L = 50 pF, 1 Output Switching




 $t_{\rm PZH}$ vs Temperature (T_A) C_L = 50 pF, 1 Output Switching




 t_{PHZ} vs Temperature (T_A) C_L = 50 pF, 1 Output Switching




t_{PZH} vs Temperature (T_A) C_L = 50 pF, 8 Outputs Switching




 t_{PHZ} vs Temperature (T_A) C_L = 50 pF, 8 Outputs Switching



 t_{PZL} vs Temperature (T_A) C_L = 50 pF, 8 Outputs Switching




 t_{PLZ} vs Temperature (T_A) C_L = 50 pF, 8 Outputs Switching




t_{PZL} vs Load Capacitance 8 Outputs Switching


 $T_A = 25^{\circ}C$




t_{PZH} vs Load Capacitance 8 Outputs Switching $T_A = 25^{\circ}C$



 $t_{\rm PLH}$ and $t_{\rm PHL}$ vs Number Output Switching V_{CC} = 5V, T_A = 25°C, C_L = 50 pF Clock to Bus




 $t_{\rm PLH}$ and $t_{\rm PHL}$ vs Number Output Switching V $_{\rm CC}$ = 5V, T $_{\rm A}$ = 25°C, C $_{\rm L}$ = 50 pF Bus to Bus



Capacitance (Continued) $t_{\rm PLH}$ and $t_{\rm PHL}$ vs Number Output Switching V $_{\rm CC}$ = 5V, T $_{\rm A}$ = 25°C, C $_{\rm L}$ = 50 pF SBA or SAB to A $_{\rm n}$ or B $_{\rm n}$ 6.00 Max _ _ _ _ _ tPHL Typ. 4.00 tPLH Typ. 3.00 2.00 Min 0.00 -1 Output 4 Outputs 8 Outputs 逐步^{表现最高}。Cn

AC Loading



*Includes jig and probe capacitance

FIGURE 2. Standard AC Test Load




FIGURE 3. Test Input Signal Levels

Input Pulse Requirements

Amplitude	Rep. Rate	t _w	t _r	t _f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 4. Test Input Signal Requirements




FIGURE 5. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 6. Propagation Delay, Pulse Width Waveforms




FIGURE 7. TRI-STATE Output HIGH and LOW Enable and Disable Times






FIGURE 8. Setup Time, Hold Time and Recovery Time Waveforms





LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Fax: +49 (0) 1 80-530 85 86 Hax: +49 (U) 1 60-330 63 63 65 English Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-534 16 80 Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor

Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179