National Semiconductor

54ACT564
# Octal D-Type Flip-Flop with TRI-STATE® Outputs

General Description

The 'ACT564 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable ($\overline{OE}$). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The 'ACT564 is functionally identical to the 'ACT574, but with inverted outputs.

Features

- I_{CC} and I_{OZ} reduced by 50%
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'ACT574 but with inverted outputs
- TRI-STATE outputs for bus-oriented applications
- Outputs source/sink 24 mA
- 'ACT564 has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD) 5962-89557

Logic Symbols


DS100994-1

IEEE/IEC

DS100994-2

Pin Names	Description
D_0–D_7	Data Inputs
CP	Clock Pulse Input
$\overline{OE}$	TRI-STATE Output Enable Input
$\overline{O}_0$–$\overline{O}_7$	TRI-STATE Outputs

Connection Diagrams

DS100994-3

Pin Assignment
for LCC

DS100994-4

Functional Description

The 'ACT564 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE complement outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ($\overline{OE}$) LOW, the complement of the contents of the eight flip-flops are available at the outputs. When $\overline{OE}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{OE}$ input does not affect the state of the flip-flops.

Function Table

Inputs			Internal	Outputs	Function
$\overline{OE}$	CP	D	Q	O_N	
H	H	L	NC	Z	Hold
H	H	H	NC	Z	Hold
H	N	L	L	Z	Load
H	N	H	H	Z	Load
L	N	L	L	H	Data Available
L	N	H	H	L	Data Available
L	H	L	NC	NC	No Change in Data
L	H	H	NC	NC	No Change in Data

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
N = LOW-to-HIGH Transition
NC = No Change

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Input Diode Current (I_{IK})	
V_I = −0.5V	−20 mA
V_I = V_{CC} +0.5V	+20 mA
DC Input Voltage (V_I)	−0.5V to V_{CC} +0.5V
DC Output Diode Current (I_{OK})	
V_O = −0.5V	−20 mA
V_O = V_{CC} +0.5V	+20 mA
DC Output Voltage (V_O)	−0.5V to V_{CC} +0.5V
DC Output Source or Sink Current	
(I_O)	±50 mA
DC V_{CC} or Ground Current	
Per Output Pin (I_{CC} or I_{GND})	±50 mA
Storage Temperature (T_{STG})	−65˚C to +150˚C
Junction Temperature (T_J)	
CDIP	175˚C

Recommended Operating Conditions

Supply Voltage (V_{CC})	
(Unless Otherwise Specified) (ACT)	4.5V to 5.5V
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	
ACT	−55˚C to +125˚C
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
'ACT Devices	
V_{IN} from 0.8V to 2.0V	
V_{CC} @ 4.5V, 5.5V	125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V_{CC} (V)	54ACT T_A = −55˚C to +125˚C Guaranteed Limits	Units	Conditions
V_{IH}	Minimum High Level Input Voltage	4.5	2.0	V	V_{OUT} = 0.1V
		5.5	2.0		or V_{CC} − 0.1V
V_{IL}	Maximum Low Level Input Voltage	4.5	0.8	V	V_{OUT} = 0.1V
		5.5	0.8		or V_{CC} − 0.1V
V_{OH}	Minimum High Level	4.5	4.4	V	I_{OUT} = −50 µA
		5.5	5.4		
		4.5	3.70	V	(Note 2) V_{IN} = V_{IL} or V_{IH} I_{OH} −24 mA
		5.5	4.70		−24 mA
V_{OL}	Maximum Low Level Output Voltage	4.5	0.1	V	I_{OUT} = 50 µA
		5.5	0.1		
		4.5	0.50	V	(Note 2) V_{IN} = V_{IL} or V_{IH} I_{OL} 24 mA
		5.5	0.50		24 mA
I_{IN}	Maximum Input Leakage Current	5.5	±1.0	µA	V_I = V_{CC}, GND
I_{OZ}	Maximum TRI-STATE Leakage Current	5.5	±10.0	µA	V_I = V_{IL}, V_{IH} V_O = V_{CC}, GND
I_{CCT}	Maximum I_{CC}/Input	5.5	1.6	mA	V_I = V_{CC} − 2.1V
I_{OLD}	(Note 3) Minimum Dynamic Output Current	5.5	50	mA	V_{OLD} = 1.65V
I_{OHD}		5.5	−50	mA	V_{OHD} = 3.85V
I_{CC}	Maximum Quiescent Supply Current	5.5	80.0	µA	V_{IN} = V_{CC} or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

DC Characteristics for 'ACT Family Devices (Continued)

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics for 'ACT Family Devices

Symbol	Parameter	V_{CC} (V) (Note 4)	54ACT $T_A = -55°C$ to +125°C $C_L = 50$ pF Min	54ACT $T_A = -55°C$ to +125°C $C_L = 50$ pF Max	Units
f_{MAX}	Maximum Clock Frequency	5.0	65		ns
t_{PLH}	Propagation Delay CP to O_n	5.0	1.0	12.5	ns
t_{PHL}	Propagation Delay CP to O_n	5.0	1.0	11.5	ns
t_{PZH}	Output Enable Time	5.0	1.0	10.5	ns
t_{PZL}	Output Enable Time	5.0	1.0	10.5	ns
t_{PHZ}	Output Disable Time	5.0	1.0	12.5	ns
t_{PLZ}	Output Disable Time	5.0	1.0	9.5	ns

Note 4: Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements for 'ACT Family Devices

Symbol	Parameter	V_{CC} (V) (Note 5)	54ACT $T_A = -55°C$ to +125°C $C_L = 50$ pF Guaranteed Minimum	Units
t_s	Set-Up Time, HIGH or LOW D_n to CP	5.0	3.5	ns
t_h	Hold Time, HIGH or LOW D_n to CP	5.0	2.5	ns
t_w	CP Pulse Width HIGH or LOW	5.0	5.0	ns

Note 5: Voltage Range 5.0 is 5.0V ±0.5V

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	4.5	pF	V_{CC} = OPEN
C_{PD}	Power Dissipation Capacitance	40.0	pF	V_{CC} = 5.0V

Physical Dimensions inches (millimeters) unless otherwise noted

0.350 ± 0.008
(8.890 ± 0.203)

Top View

0.063 − 0.075
(1.600 − 1.905)

DETAIL A

Side View

0.200 ± 0.005
(5.080 ± 0.127)
TYP

45° × 0.015 ± 0.010
(0.381 ± 0.254)

0.015
(0.381)
MIN TYP

0.007 − 0.011
(0.178 − 0.279)
R TYP

0.077 − 0.093
(1.959 − 2.362)

PIN #1
INDEX

0.022 − 0.028
(0.559 − 0.711)
TYP

0.045 − 0.055
(1.143 − 1.397)
TYP

0.067 − 0.083
(1.702 − 2.108)
TYP

0.045 − 0.055
(1.143 − 1.397)
TYP

45° × 0.040 ± 0.010
(1.016 ± 0.254)
3 PLCS

Bottom View

0.003
(0.076)
MIN TYP

0.015
(0.381)
MAX TYP

0.022
(0.559)
MAX TYP

0.006
(0.152)
MIN TYP

Detail A

E20A (REV D)

20 Terminal Ceramic Leadless Chip Carrier (L)
NS Package Number E20A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.025
(0.635)
RAD

0.985
(25.019)
MAX

| 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 |

0.220 − 0.310
(5.588 − 7.874)

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |

0.005 − 0.020
(0.127 − 0.508)
RAD TYP

0.180
(4.572)
MAX

0.290 − 0.320
(7.366 − 8.128)

0.037 ± 0.005
(0.940 ± 0.127)

0.005
(0.127)
MIN

GLASS SEALANT

0.055 ± 0.005
(1.397 ± 0.127)

0.020 − 0.060
(0.508 − 1.524)

0.200
(5.080)
MAX

95° ± 5°

0.008 − 0.012
(0.203 − 0.305)

86° 94°

0.150
(3.810)
MIN

0.125 − 0.200
(3.175 − 5.080)

0.310 − 0.410
(7.874 − 10.41)

0.060
(1.524)
MAX
BOTH ENDS

0.018 ± 0.003
(0.457 ± 0.076)

0.100 ± 0.010
(2.540 ± 0.254)

J20A (REV M)

20 Lead Ceramic Dual-In-Line Package (D)
NS Package Number J20A

0.090
0.060

0.040
0.030
TYP

0.050 ± 0.005
TYP

0.540 MAX

0.005 MIN TYP

| 20 | | 11 |

0.370
0.250

1

0.285 MAX
GLASS

0.270
0.260

DETAIL A

PIN #1
IDENT

0.370
0.250

0.012
0.008

DETAIL A

0.006
0.004
TYP

0.019
0.015
TYP

| 1 | | 10 |

0.045 MAX
TYP

W20A (REV E)

20 Lead Ceramic Flatpak (F)
NS Package Number W20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.