


5-TAP, TTL-INTERFACED FIXED DELAY LINE (SERIES DDU8F)

data
delay
devices, inc. 

FEATURES

- Five equally spaced outputs
- Fits standard 8-pin DIP socket
- Low profile
- Auto-insertable
- Input & outputs fully TTL interfaced & buffered
- 10 T²L fan-out capability

PACKAGES



FUNCTIONAL DESCRIPTION


The DDU8F-series device is a 5-tap digitally buffered delay line. The signal input (IN) is reproduced at the outputs (T1-T5), shifted in time by an amount determined by the device dash number (See Table). For dash numbers less than 5025, the total delay of the line is measured from T1 to T5. The nominal tap-to-tap delay increment is given by one-fourth of the total delay, and the inherent delay from IN to T1 is nominally 3.5ns. For dash numbers greater than or equal to 5025, the total delay of the line is measured from IN to T5. The nominal tap-to-tap delay increment is given by one-fifth of this number.

PIN DESCRIPTIONS


IN Signal Input
T1-T5 Tap Outputs
VCC +5 Volts
GND Ground

SERIES SPECIFICATIONS

- **Minimum input pulse width:** 40% of total delay
- **Output rise time:** 2ns typical
- **Supply voltage:** 5VDC \pm 5%
- **Supply current:** $I_{CC1} = 32\text{ma}$ typical
 $I_{CC2} = 7\text{ma}$ typical
- **Operating temperature:** 0° to 70° C
- **Temp. coefficient of total delay:** 100 PPM/°C



Functional diagram for dash numbers < 5025



Functional diagram for dash numbers \geq 5025

DASH NUMBER SPECIFICATIONS

Part Number	Total Delay (ns)	Delay Per Tap (ns)
DDU8F-5004	4 \pm 1.0 *	1.0 \pm 0.5
DDU8F-5006	6 \pm 1.0 *	1.5 \pm 0.5
DDU8F-5008	8 \pm 2.0 *	2.0 \pm 1.0
DDU8F-5010	10 \pm 2.0 *	2.5 \pm 1.0
DDU8F-5012	12 \pm 2.0 *	3.0 \pm 1.0
DDU8F-5016	16 \pm 2.0 *	4.0 \pm 1.5
DDU8F-5020	20 \pm 3.0 *	5.0 \pm 2.0
DDU8F-5025	25 \pm 3.0	5.0 \pm 2.0
DDU8F-5030	30 \pm 3.0	6.0 \pm 2.0
DDU8F-5035	35 \pm 3.0	7.0 \pm 2.0
DDU8F-5040	40 \pm 3.0	8.0 \pm 2.0
DDU8F-5045	45 \pm 3.0	9.0 \pm 3.0
DDU8F-5050	50 \pm 3.0	10.0 \pm 3.0
DDU8F-5060	60 \pm 3.0	12.0 \pm 3.0
DDU8F-5075	75 \pm 4.0	15.0 \pm 3.0
DDU8F-5100	100 \pm 5.0	20.0 \pm 3.0
DDU8F-5125	125 \pm 6.5	25.0 \pm 3.0
DDU8F-5150	150 \pm 7.5	30.0 \pm 3.0
DDU8F-5175	175 \pm 8.0	35.0 \pm 4.0
DDU8F-5200	200 \pm 10.0	40.0 \pm 4.0
DDU8F-5250	250 \pm 12.5	50.0 \pm 5.0

* Total delay is referenced to first tap output
Input to first tap = 3.5ns \pm 1ns

NOTE: Any dash number between 5004 and 5250 not shown is also available.

APPLICATION NOTES

HIGH FREQUENCY RESPONSE

The DDU8F tolerances are guaranteed for input pulse widths and periods greater than those specified in the test conditions. Although the device will function properly for pulse widths as small as 40% of the total delay and periods as small as 80% of the total delay (for a symmetric input), the delays may deviate from their values at low frequency. However, for a given input condition, the deviation will be repeatable from pulse to pulse. Contact technical support at Data

Delay Devices if your application requires device testing at a specific input condition.

POWER SUPPLY BYPASSING

The DDU8F relies on a stable power supply to produce repeatable delays within the stated tolerances. A 0.1 μ f capacitor from VCC to GND, located as close as possible to the VCC pin, is recommended. A wide VCC trace and a clean ground plane should be used.

DEVICE SPECIFICATIONS

TABLE 1: ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V _{CC}	-0.3	7.0	V	
Input Pin Voltage	V _{IN}	-0.3	V _{DD} +0.3	V	
Storage Temperature	T _{STRG}	-55	150	C	
Lead Temperature	T _{LEAD}		300	C	10 sec

TABLE 2: DC ELECTRICAL CHARACTERISTICS


(0C to 70C, 4.75V to 5.25V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	V _{OH}	2.5	3.4		V	V _{CC} = MIN, I _{OH} = MAX V _{IH} = MIN, V _{IL} = MAX
Low Level Output Voltage	V _{OL}		0.35	0.5	V	V _{CC} = MIN, I _{OL} = MAX V _{IH} = MIN, V _{IL} = MAX
High Level Output Current	I _{OH}			-1.0	mA	
Low Level Output Current	I _{OL}			20.0	mA	
High Level Input Voltage	V _{IH}	2.0			V	
Low Level Input Voltage	V _{IL}			0.8	V	
Input Clamp Voltage	V _{IK}			-1.2	V	V _{CC} = MIN, I _I = I _{IK}
Input Current at Maximum Input Voltage	I _{IHH}			0.1	mA	V _{CC} = MAX, V _I = 7.0V
High Level Input Current	I _{IH}			20	μ A	V _{CC} = MAX, V _I = 2.7V
Low Level Input Current	I _{IL}			-0.6	mA	V _{CC} = MAX, V _I = 0.5V
Short-circuit Output Current	I _{OS}	-60		-150	mA	V _{CC} = MAX
Output High Fan-out				25	Unit	
Output Low Fan-out				12.5	Load	


PACKAGE DIMENSIONS




DDU8F-xx (Commercial DIP)




DDU8F-xxM (Military DIP)




DDU8F-xxA1 (Commercial Gull-Wing)



DDU8F-xxB1 (Commercial J-Lead)



DDU8F-xxD1 (Commercial SMD)
DDU8F-xxMD1 (Military SMD)



DDU8F-xxD4 (Commercial SMD)
DDU8F-xxMD4 (Military SMD)

DELAY LINE AUTOMATED TESTING

TEST CONDITIONS

INPUT:

Ambient Temperature: $25^{\circ}\text{C} \pm 3^{\circ}\text{C}$

Supply Voltage (Vcc): $5.0\text{V} \pm 0.1\text{V}$

Input Pulse: High = $3.0\text{V} \pm 0.1\text{V}$
Low = $0.0\text{V} \pm 0.1\text{V}$

Source Impedance: 50Ω Max.

Rise/Fall Time: 3.0 ns Max. (measured between 0.6V and 2.4V)

Pulse Width: $\text{PW}_{\text{IN}} = 1.5 \times \text{Total Delay}$

Period: $\text{PER}_{\text{IN}} = 10 \times \text{Total Delay}$


OUTPUT:

Load: 1 FAST-TTL Gate


C_{load}: $5\text{pf} \pm 10\%$

Threshold: 1.5V (Rising & Falling)

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.



Test Setup



Timing Diagram For Testing