# Low-Voltage CMOS Dual **D-Type Flip-Flop**


# With 5 V–Tolerant Inputs

The MC74LCX74 is a high performance, dual D-type flip-flop with asynchronous clear and set inputs and complementary  $(O, \overline{O})$ outputs. It operates from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V<sub>I</sub> specification of 5.5 V allows MC74LCX74 inputs to be safely driven from 5.0 V devices.


The MC74LCX74 consists of 2 edge-triggered flip-flops with individual D-type inputs. The flip-flop will store the state of individual D inputs, that meet the setup and hold time requirements, on the LOW-to-HIGH Clock (CP) transition.

- Sorgned for 2.3 V to 3.6 V V<sub>CC</sub> Operation
  5.0 V Tolerant Inputs Interface Capability With 5.0 V TTL Logic
  LVTTL Compatible
  LVCMOS Compatible

- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- **ESD** Performance: Human Body Model >2000 V • Machine Model >200 V
- Pb–Free Packages are Available\*



Н




= Assembly Location Α L, WL = Wafer Lot Y. YY = Year W, WW = Work Week G = Pb-Free Package = Pb-Free Package (Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



#### **TRUTH TABLE**

Inputs			Outputs			
SDn	CDn	CPn	Dn	On On		Operating Mode
L	Н	Х	Х	Н	L	Asynchronous Set
н	L	х	х	L	н	Asynchronous Clear
L	L	х	х	н	н	Undetermined
Н	Н	Ŷ	h	н	L	
н	н	Ŷ	I	L	н	Load and Read Register
Н	Н	\$	Х	NC	NC	Hold

H = High Voltage Level

h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition

L = Low Voltage Level

I = Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition

NC = No Change

X = High or Low Voltage Level and Transitions are Acceptable

 $\uparrow$  = Low-to-High Transition

↓ = Not a Low-to-High Transition

For  $I_{CC}$  reasons, DO NOT FLOAT Inputs

### MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \le V_1 \le +7.0$		V
Vo	DC Output Voltage	$-0.5 \le V_O \le V_{CC} + 0.5$	Output in HIGH or LOW State (Note 1)	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	mA
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. I<sub>O</sub> absolute maximum rating must be observed.

2

## RECOMMENDED OPERATING CONDITIONS

Symbol	Paran	neter ac	Min	Туре	Max	Unit
V <sub>CC</sub>	Supply Voltage	Operating Data Retention Only	2.0 1.5	2.5, 3.3 2.5, 3.3	3.6 3.6	V
VI	Input Voltage	60	0		5.5	V
V <sub>O</sub>	Output Voltage	(HIGH or LOW State) (3-State)	0		V <sub>CC</sub>	V
I <sub>OH</sub>	HIGH Level Output Current	V <sub>CC</sub> = 3.0 V - 3.6 V V <sub>CC</sub> = 2.7 V - 3.0 V V <sub>CC</sub> = 2.3 V - 2.7 V			-24 -12 -8	mA
I <sub>OL</sub>	LOW Level Output Current	$V_{CC} = 3.0 V - 3.6 V$ $V_{CC} = 2.7 V - 3.0 V$ $V_{CC} = 2.3 V - 2.7 V$			+24 +12 +8	mA
T <sub>A</sub>	Operating Free–Air Temperature		-40		+85	°C
$\Delta t / \Delta V$	Input Transition Rise or Fall Rate, V	$V_{\rm IN}$ from 0.8 V to 2.0 V, V <sub>CC</sub> = 3.0 V	0		10	ns/V

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LCX74D	SOIC-14	55 Units / Rail
MC74LCX74DG	SOIC-14 (Pb-Free)	55 Units / Rail
MC74LCX74DR2	SOIC-14	2500 Tape & Reel
MC74LCX74DR2G	SOIC-14 (Pb-Free)	2500 Tape & Reel
MC74LCX74DT	TSSOP-14*	96 Units / Rail
MC74LCX74DTG	TSSOP-14*	96 Units / Rail
MC74LCX74DTR2	TSSOP-14*	2500 Tape & Reel
MC74LCX74DTR2G	TSSOP-14*	2500 Tape & Reel
MC74LCX74MEL	SOEIAJ-14	2000 Tape & Reel
MC74LCX74MELG	SOEIAJ-14 (Pb-Free)	2000 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*This package is inherently Pb-Free.

## DC ELECTRICAL CHARACTERISTICS

			T <sub>A</sub> = −40°C		
Symbol	Characteristic	Condition	Min	Max	Unit
V <sub>IH</sub>	HIGH Level Input Voltage (Note 2)	$2.3 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V}$	1.7		V
		$2.7 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V}$	2.0		
V <sub>IL</sub>	LOW Level Input Voltage (Note 2)	$2.3 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V}$		0.7	V
		$2.7 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V}$		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	$2.3~\text{V} \leq \text{V}_{CC} \leq 3.6~\text{V};~\text{I}_{OH}$ = -100 $\mu\text{A}$	V <sub>CC</sub> – 0.2		V
		V <sub>CC</sub> = 2.3 V; I <sub>OH</sub> = -8 mA	1.8		
		$V_{CC} = 2.7 \text{ V}; I_{OH} = -12 \text{ mA}$	2.2		
		V <sub>CC</sub> = 3.0 V; I <sub>OH</sub> = -18 mA	2.4		
		V <sub>CC</sub> = 3.0 V; I <sub>OH</sub> = -24 mA	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	$2.3~\text{V} \leq \text{V}_{CC} \leq 3.6~\text{V};~\text{I}_{OL}$ = 100 $\mu\text{A}$		0.2	V
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 8 mA		0.6	
		V <sub>CC</sub> = 2.7 V; I <sub>OL</sub> = 12 mA		0.4	
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 16 mA		0.4	
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 24 mA		0.55	
lı –	Input Leakage Current	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; 0 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}$		±5	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$2.3 \le V_{CC} \le 3.6 \text{ V}; \text{ V}_{I} = \text{GND or V}_{CC}$		10	μΑ
		$2.3 \le V_{CC} \le 3.6 \text{ V}; 3.6 \le V_1 \text{ or } V_0 \le 5.5 \text{ V}$		±10	
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$2.3 \le V_{CC} \le 3.6 \text{ V}; \text{ V}_{IH} = V_{CC} - 0.6 \text{ V}$		500	μΑ

2. These values of VI are used to test DC electrical characteristics only.

# AC CHARACTERISTICS $t_R = t_F = 2.5 \text{ ns}; R_L = 500 \Omega$

					Lin	nits			
			T <sub>A</sub> = -40°C to +85°C						
			V <sub>CC</sub> = 3.3	3 V ± 0.3 V	V <sub>CC</sub> =	= 2.7 V	V <sub>CC</sub> = 2.5	5 V ± 0.2 V	
			C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Max	Unit
f <sub>max</sub>	Clock Pulse Frequency	1	150		150		150		MHz
t <sub>PLH</sub>	Propagation Delay	1	1.5	7.0	1.5	8.0	1.5	8.4	
t <sub>PHL</sub>	CPn to On or On		1.5	7.0	1.5	8.0	1.5	8.4	ns
t <sub>PLH</sub>	Propagation Delay	2	1.5	7.0	1.5	8.0	1.5	8.4	
t <sub>PHL</sub>	$\overline{SD}n$ or $\overline{CD}n$ to $On$ or $\overline{O}n$		1.5	7.0	1.5	8.0	1.5	8.4	ns
t <sub>s</sub>	Setup Time, HIGH or LOW Dn to CPn	1	2.5		2.5		4.0		ns
t <sub>h</sub>	Hold Time, HIGH or LOW Dn to CPn	1	1.5		1.5		2.0		ns
t <sub>w</sub>	CPn Pulse Width, HIGH or LOW	4	3.3		3.3		4.0		ns
	SDn or CDn Pulse Width, LOW		3.3		3.6		4.0		ns
t <sub>rec</sub>	Recovery Time SDn or CDn to CPn	3	2.5		3.0		4.5		ns
tOSHL	Output-to-Output Skew			1.0					ns
tOSLH	(Note 3)			1.0					

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

## DYNAMIC SWITCHING CHARACTERISTICS

			T <sub>A</sub> = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OLP</sub>	Dynamic LOW Peak Voltage (Note 4)			0.8 0.6		V V
V <sub>OLV</sub>	Dynamic LOW Valley Voltage (Note 4)			-0.8 -0.6		V V

4. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

#### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	10 MHz, $V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	25	pF




Figure 3. AC Waveforms





Figure 3. AC Waveforms (Continued)




 $C_L = 50 \text{ pF}$  at  $V_{CC} = 3.3 \pm 0.3 \text{ V}$  or equivalent (includes jig and probe capacitance)  $C_L = 30 \text{ pF}$  at  $V_{CC} = 2.5 \pm 0.2 \text{ V}$  or equivalent (includes jig and probe capacitance)  $R_L = R_1 = 500 \Omega$  or equivalent

 $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Figure 4. Test Circuit




#### PACKAGE DIMENSIONS



#### PACKAGE DIMENSIONS





ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in her Method the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personal shall claims costs, damages, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.