# agere<sup>systems</sup>

# **TA16-Type 2.5 Gbits/s Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer**



**The TA16-Type transponders integrate up to 15 discrete ICs and optical components, including a 2.5 Gbits/s optical transmitter and receiver pair, all in a single, compact package.**

# **Features**

- 2.5 Gbits/s optical transmitter and receiver with 16-channel 155 Mbits/s multiplexer/demultiplexer
- Available with 1.31 µm Fabry-Perot laser transmitter and PIN receiver for intraoffice applications, and 1.31 µm or 1.55 µm DFB laser transmitters and PIN or APD receiver for short-haul to long-haul applications
- Pigtailed low-profile package
- Differential LVPECL data interface
- Operating case temperature range: 0 °C to 65 °C
- Automatic transmitter optical power control
- Laser bias monitor output
- Optical transmitter disable input
- SONET frame-detect enable
- Loss of signal, loss of sync, loss of framing alarms
- Diagnostic loopback capability
- Line loopback operation

# **Applications**

- Telecommunications:
	- Inter- and intraoffice SONET/SDH — Subscriber loop
	- Metropolitan area networks
- High-speed data communications

# **Description**

The TA16 transponder performs the parallel-to-serialto-optical transport and optical transport-to-serial-toparallel function of the SONET/SDH protocol. The TA16 transmitter performs the bit serialization and optical transmission of SONET/SDH OC-48/STM-16 data that has been formatted into standard SONET/ SDH compliant, 16-bit parallel format. The TA16 receiver performs the optical-to-electrical conversion function and is then able to detect frame and byte boundaries and demultiplex the serial data into 16-bit parallel OC-48/STM-16 format.

**Note**: The TA16 transponder does not perform bytelevel multiplexing or interleaving.

Figure 1 shows a simplified block diagram of the TA16-type transponder. This device is a bidirectional module designed to provide a SONET or SDH compliant electro-optical interface between the SONET/ SDH photonic physical layer and the electrical section layer. The module contains a 2.5 Gbits/s optical transmitter and a 2.5 Gbits/s optical receiver in the same physical package along with the electronics necessary to multiplex and demultiplex sixteen 155 Mbits/s electrical channels. Clock synthesis and clock recovery circuits are also included within the module.

In the transmit direction, the transponder module multiplexes sixteen 155 Mbits/s LVPECL electrical data signals into an optical signal at 2488.32 Mbits/s for launching into optical fiber. An internal 2.488 GHz reference oscillator is phase-locked to an external 155 MHz data timing reference.

# **Table of Contents**

#### **Contents Page Tables Page**





# **Figures** Page



# **Description** (continued)

The optical transmitter is available with either a 1.31  $\mu$ m Fabry-Perot laser for short-reach applications or 1.31 µm and 1.55 µm DFB lasers for intermediate- to long-reach applications. The optical output signal is SONET and ITU compliant for OC-48/STM-16 applications as shown in Table 4, Optical Characteristics.

In the receive direction, the transponder module receives a 2488.32 Mbits/s optical signal and converts it to an electrical signal, extracts a clock signal, and then demultiplexes the data into sixteen 155 Mbits/s differential LVPECL data signals. The optical receiver is available with either a PIN photodetector or with an APD photodetector. The receiver operates over the wavelength range of 1.1 µm to 1.6 µm and is fully compliant to SONET/SDH OC-48/STM-16 physical layer specifications as shown in Table 5, Optical Characteristics.

# **Absolute Maximum Ratings**

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect reliability.  $\mathcal{L}^{\prime\prime}$ 



1. Human body model.

#### **TXDIS** LSRBIAS LSR ALRM LPM  $\overline{\phantom{a}}$ 16 TXD[0:15]P MUX 16:1 PARALLEL 16 TXD[0:15]N TO SERIAL D OC-48/STM-16 OPTICAL TRANSMITTER 2 PICLKP/N TIMING **GENERATION** PHINIT -PHERR < MUX, PCLKP/N < 2 CLOCK DIVIDER 2 TXREFCLKP/N AND PHASE DETECT LOCKDET · LLOOP -RESET DLOOP OOF FRAMEN SEARCH < FRAME/BYTE DETECT FP MUX TIMING 2 POCLKP/N < GEN CK OC-48/STM-16 OPTICAL RECEIVER W/CLOCK RECOVERY 16  $RXQ[0:15]P$  < 1:16 SERIAL TO PARALLEL D **MUX**  $RXQ[0:15]N =$ 16 LOS < IPDMON

# **Block Diagram**

1-1011(F).e

**Figure 1. TA16-Type Transponder Block Diagram**

# **Pin Information**



1-1014(F).r2

**Figure 2. TA16-Type Transponder Pinout**

# **Pin Descriptions**





1. Frame ground is connected to the housing and is isolated from all circuit grounds (TxDGND, TxAGND, RxDGND, RxAGND).

# **Pin Descriptions (continued)**

#### **Table 1. TA16-Type Transponder Pinout** (continued)



Agere Systems Inc. 7 1. Frame ground is connected to the housing and is isolated from all circuit grounds (TxDGND, TxAGND, RxDGND, RxAGND).

# **Pin Descriptions (continued)**

#### **Table 1. TA16-Type Transponder Pinout** (continued)



1. Frame ground is connected to the housing and is isolated from all circuit grounds (TxDGND, TxAGND, RxDGND, RxAGND).

# **Pin Descriptions (continued)**

#### **Table 1. TA16-Type Transponder Pinout** (continued)



1. Frame ground is connected to the housing and is isolated from all circuit grounds (TxDGND, TxAGND, RxDGND, RxAGND).

# **Pin Descriptions (continued)**

#### **Table 2. TA16-Type Transponder Input Pin Descriptions**



# **Pin Descriptions (continued)**

#### **Table 3. TA16-Type Transponder Output Pin Descriptions**



# **Functional Description**

# **Receiver**

The optical receiver in the TA16-type transponder is optimized for the particular SDH/SONET application segment in which it was designed to operate and will have either an APD or PIN photodetector. The detected serial data output of the optical receiver is connected to a clock and data recovery circuit (CDR), which extracts a 2488.32 MHz clock signal. This recovered serial bit clock signal and a retimed serial data signal are presented to the 16-bit serial-to-parallel converter and to the frame and byte detection logic.

The serial-to-parallel converter consists of three 16-bit registers. The first is a serial-in parallel-out shift register, which performs serial-to-parallel conversion. The second is an internal 16-bit holding register, which transfers data from the serial-to-parallel register on byte boundaries as determined by the frame and byte detection logic. On the falling edge of the free-running POCLK signal, the data in the holding register is transferred to the output holding register where it becomes available as RxQ[0:15].

The frame and byte boundary detection circuitry searches the incoming data for three consecutive A1 bytes followed immediately by an A2 byte. Framing pattern detection is enabled and disabled by the FRAMEN input. The frame detection process is started by a rising edge on OOF while FRAMEN is active (FRAMEN= high). It is disabled when a framing pattern is detected. When framing pattern detection is enabled (FRAMEN = high), the framing pattern is used to locate byte and frame boundaries in the incoming serial data stream from the CDR circuits. During this time, the parallel output data bus (RxQ[0:15]) will not contain valid data. The timing generator circuitry takes the located byte boundary and uses it to block the incoming serial data stream into bytes for output on the parallel output data bus (RxQ[0:15]). The frame boundary is reported on the framing pulse (FP) output when any 32-bit pattern matching the framing pattern is detected in the incoming serial data stream. When framing detection is disabled (FRAMEN  $=$  low), the byte boundary is fixed at the location found when frame detection was previously enabled.

# **Transmitter**

The optical transmitter in the TA16-type transponder is optimized for the particular SDH/SONET segment in which it is designed to operate. The transmitter will have either a Fabry-Perot or a DFB laser as the optical element and can operate at either 1310 nm or 1550 nm. The transmitter is driven by a serial data stream developed in the parallel-to-serial conversion logic and by a 2488.32 MHz serial bit clock signal synthesized from the 155.52 MHz TxREFCLK input.

The parallel-to-serial converter block shown in Figure 1 is comprised of two byte-wide registers. The first register latches the 16 bits of parallel input data (TxD[0:15]) on the rising edge of PICLK. The second register is a 16-bit parallel-load serial-out shift register that is loaded from the input register. An internally generated byte clock, which is phase aligned to the 2488.32 MHz serial transmit clock, activates the data transfer between the input register and the parallel-to-serial register.

The clock divider and phase detect circuitry shown in Figure 1 generates internal reference clocks and timing functions for the transmitter. Therefore, it is important that the TxREFCLK input is generated from a precise and stable source. To prevent internal timing signals from producing jitter in the transmitted serial data that exceeds the SDH/SONET jitter generation requirements of 0.01 UI, it is required that the TxREFCLK input be generated from a crystal oscillator or other source having a frequency accuracy better than 20 ppm. In order to meet the SDH/SONET requirement, the reference clock jitter must be guaranteed to be less than 1 ps rms over the 12 kHz to 20 MHz bandwidth. When used in SONET network applications, this input clock must be derived from a source that is synchronized to the primary reference clock (stratum 1 clock).

The timing generation circuitry provides two separate functions. It develops a byte rate clock that is synchronized to the 2488.32 MHz transmit serial clock, and it provides a mechanism for aligning the phase between the incoming byte clock (PICLK) and the clock which loads the parallel data from the input register into the parallel-to-serial shift register. The PCLK output is a byte rate (155 MHz) version of the serial transmit clock and is intended for use by upstream multiplexing and overhead processing circuits. Using PCLK for upstream circuits will ensure a stable frequency and phase relationship between the parallel data coming into the transmitter and the subsequent parallel-to-serial timing functions. The timing generator also provides a feedback reference clock to the phase detector for use by the transmit serial clock synthesizer (for additional discussions, see transmitter input options, page 17.)

# **Functional Description** (continued)

#### **Loopback Modes**

The TA16 transponder is capable of operating in either of two loopback modes: diagnostic loopback or line loopback.

#### **Line Loopback**

When LLOOP is pulled low, the received serial data stream and recovered 2488.32 MHz serial clock from the optical receiver are connected directly to the serial data and clock inputs of the optical transmitter. This establishes a receive-to-transmit loopback at the serial line rate.

#### **Diagnostic Loopback**

When DLOOP is pulled low, a loopback path is established from the transmitter to the receiver. In this mode, the serial data from the parallel-to-serial converter and the transmit serial clock are looped back to the serialto-parallel converter and the frame and byte detect circuitry, respectively.

# **Transponder Interfacing**

The TxD[0:15]P/N and PICLKP/N inputs and the RxQ[0:15]P/N, POCLKP/N, and PCLKP/N outputs are high-speed (155 Mbits/s), LVPECL differential data and clock signals. To maintain optimum signal fidelity, these inputs and outputs must be connected to their terminating devices via 50  $Ω$  controlled-impedance transmission lines. The transmitter inputs (TxD[0:15]P/N, TxREFCLKP/N, and PICLKP/N) must be terminated as close as possible to the TA16 transponder connector with a Thevenin equivalent impedance equal to 50  $\frac{3}{4}$ terminated to  $Vec - 2V$ . The receiver outputs (RxQ[0:15]P/N, POCLKP/N, and PCLKP/N) must be terminated as close as possible to the device (IC) that these signals interface to with a Thevenin equivalent impedance equal to 50  $\Omega$  terminated to Vcc – 2 V.

Figure 3, below, shows one example of the proper terminations. Other methods may be used, provided they meet the requirements stated above.

**TxREFCLKP/N.** The reference clock input is different than the TxD and PICLK inputs because it is internally terminated, ac-coupled, and self-biased. Therefore, it must be treated somewhat differently than the TxD and PICLK inputs. Figure 14 shows the proper method for connecting the TxREFCLK input.

3.3 V SONET/SDH INTERFACE IC TA16-TYPE TRANSPONDER  $130 \Omega \leqslant$   $\leqslant$  130  $\Omega$  TxD[0:15]P 130 Ω (LVPECL) 50 Ω IMPEDANCE Txl<sub>INF</sub> MUX Tx TRANSMISSION LINES TxD[0:15]N (LVPECL)  $80 \Omega \leqslant$  80  $\Omega$ 3.3 V CONNECTOR CONNECTOR 130  $\Omega$   $\leq$ 130 Ω RxD[0:15]P (LVPECL) 50 Ω IMPEDANCE RxLINE DEMUX RxTRANSMISSION LINES RxD[0:15]N (LVPECL)  $80 \Omega \leqslant$  80  $\Omega$ 

**Figure 3. Transponder Interfacing**

1-1054(F)

# **Optical Characteristics**

Minimum and maximum values specified over operating case temperature range at 50% duty cycle data signal. Typical values are measured at room temperature unless otherwise noted.





1. Output power definitions and measurements per ITU-T Recommendation G.957.

2. Full spectral width measured 20 dB down from the central wavelength peak under fully modulated conditions.

3. Ratio of the average output power in the dominant longitudinal mode to the power in the most significant side mode under fully modulated conditions.

4. Ratio of logic 1 output power to logic 0 output power under fully modulated conditions.

5. GR-253-CORE, Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria.

6. ITU-T Recommendation G.957, Optical Interfaces for Equipment and Systems Relating to the Synchronous Digital Hierarchy.

#### **Table 5. OC48/STM-16 Receiver Optical Characteristics** (Tc = 0 °C to 65 °C)



1. At 1310 nm, 1 x  $10^{-10}$  BER,  $2^{23} - 1$  pseudorandom data input.

# **Electrical Characteristics**

#### **Table 6. Transmitter Electrical I/O Characteristics** (Tc =  $0^{\circ}$ C to 65  $^{\circ}$ C, Vcc = 3.3 V  $\pm$  5%)



1. 20% to 80%.

2. Internally biased and ac-coupled. See Figure 13.

3. The transmitter is normally enabled and only requires an external voltage to disable.

4. Output conversion factor is 20 mV/mA of laser bias current.

5. Set at 500 mV at nominal output power; will track PO linearly (–3 dB = 250 mV, +3 dB = 1000 mV).

6. Terminated into 220 Ω to GND with 100 Ω line-to-line.

# **Electrical Characteristics** (continued)

#### **Table 6. Transmitter Electrical I/O Characteristics** (TC = 0 °C to 65 °C, Vcc = 3.3 V ± 5%) (continued)



1. 20% to 80%.

2. Internally biased and ac-coupled. See Figure 13.

3. The transmitter is normally enabled and only requires an external voltage to disable.

4. Output conversion factor is 20 mV/mA of laser bias current.

5. Set at 500 mV at nominal output power; will track Po linearly  $(-3$  dB = 250 mV, +3 dB = 1000 mV).

6. Terminated into 220 Ω to GND with 100 Ω line-to-line.

# **Table 7. Receiver Electrical I/O Characteristics** (Tc =  $0^{\circ}$ C to 65  $^{\circ}$ C, Vcc = 3.3



1. Terminated into 330  $\Omega$  to ground.

2. 20% to 80%, 330 Ω to ground.

#### **Table 8. Power Supply Characteristics (Tc = 0 °C to 65 °C)**



1. Does not include output termination resistor current drain.

# **Timing Characteristics**

# **Transmitter Data Input Timing**

The TA16 transponder utilizes a unique FIFO to decouple the internal and external (PICLK) clocks. The FIFO can be initialized, which allows the system designer to have an infinite PCLK-to-PICLK delay through this interfacing logic (ASIC or commercial chip set). The configuration of the FIFO is dependent upon the I/O pins, which comprise the synch timing loop. This loop is formed from PHERR to PHINIT and PCLK to PICLK.

The FIFO can be thought of as a memory stack that can be initialized by PHINT or LOCKDET. The PHERR signal is a pointer that goes high when a potential timing mismatch is detected between PICLK and the internally generated PCLK clock. When PHERR is fed back to PHINIT, it initializes the FIFO so that it does not overflow or underflow.

The internally generated divide-by-16 clock is used to clock out data from the FIFO. PHINIT and LOCKDET signals will center the FIFO after the third PICLK pulse. This is done to ensure that PICLK is stable. This scheme allows the user to have an infinite PCLK to PICLK delay through the ASIC. Once the FIFO is centered, the PCLK and PICLK can have a maximum drift of  $+5$  ns.

During normal operation, the incoming data is passed from the PICLK input timing domain to the internally generated divide-by-16 PCLK timing domain. Although the frequency of PICLK and PCLK are the same, their phase relationship is arbitrary. To prevent errors caused by short setup or hold times between the two domains, the timing generator circuitry monitors the phase relationship between PICLK and PCLK.

When an FIFO timing violation is detected, the phase error (PHERR) signal pulses high. If the condition persists, PHERR will remain high. When PHERR is fed back into the PHINIT input (by shorting them on the printed-circuit board [PCB]), PHINIT will initialize the FIFO if PHINIT is held high for at least two byte clocks. The initialization of the FIFO prevents PCLK and PICLK from concurrently trying to read and write over the same FIFO bank.

During realignment, one to three bytes (16-bits wide) will be lost. Alternatively, the customer logic can take in the PHERR signal, process it, and send an output to the PHINIT input in such a way that only idle bytes are lost during the initialization of the FIFO. Once the FIFO has been initialized, PHERR will go inactive.

# **Input Timing Mode 1**

In the configuration shown in Figure 4, PHERR to PHINIT has a zero delay (shorted on the PCB) and the PCLK is used to clock 16-bit-wide data out of the customer ASIC. The FIFO in the multiplexer is 16-bits wide and six registers deep.

The PCLK and PICLK signals respectively control the READ and WRITE counters for the FIFO. The data bank from the FIFO has to be read by the internally

generated clock (PCLK) only once after it has been written by the PICLK input.

Since the delay in the customer ASIC is unknown, the two clocks (PCLK and PICLK) might drift in respect to each other and try to perform the read and writer operation on the same bank in the FIFO at the same time. However, before such a clock mismatch can occur, PHERR goes high and, if externally connected to PHINIT, will initialize the FIFO provided PHINIT remains high for at least two byte clocks. One to three 16-bit words of data will be lost during the initialization of the FIFO.



1-1020(F)

**Figure 4. Block Diagram Timing Mode 1**

#### **Input Timing Mode 2**

To avoid the loss of data, idle or dummy bytes should be sent on the TXD[0:15] bus whenever PHERR goes high. In the configuration shown in Figure 5, the PHERR signal is used as an input to the customer logic. Upon detecting a high on the PHERR signal, the customer logic should return a high signal, one that remains high for at least two byte-clock cycles, to the PHINIT input of the TA16. Also, when PHERR goes

high, the customer logic should start sending idle or dummy bytes to the TA16 on the TXD[0:15] bus. This should continue until PHERR goes low.

The FIFO is initialized two-to-eight byte clocks after PHINIT goes high for two byte clocks. PHERR goes low after the FIFO is initialized. Upon detecting a low on PHERR, the customer logic can start sending real data bytes on TXD[0:15]. The two timing loops (PCLK to PICLK and PHERR to PHINIT) do not have to be of equal length.



1-1021(F)

**Figure 5. Block Diagram Timing Mode 2**

# **Forward Clocking**

In some applications, it is necessary to forward-clock the data in a SONET/SDH system. In this application, the reference clock from which the high-speed serial clock is synthesized and the parallel data clock both originate from the same source on the customer application circuit. The timing control logic in the TA16 transponder transmitter automatically generates an internal load signal that has a fixed relationship to the reference clock. The logic takes into account the variation of the reference clock to the internal load signal over temperature and voltage. The connections required to implement this clocking method are shown in Figure 6. The setup and hold times for PICLK to TxD[0:15] must be met by the customer logic.

Possible problems: to meet the jitter generation specifications required by SONET/SDH, the jitter of the reference clock must be minimized. It could be difficult to meet the SONET jitter generation specifications using a reference clock generated from the customer logic.



**Figure 6. Forward Clocking of the TA16 Transmitter**

1-1122(F)

#### **PCLK-to-PICLK Timing**

After powerup or RESET, the LOCKDET signal will go active, signifying that the PLL has locked to the clock provided on the TXREFCLK input. The FIFO is initialized on the third PICLK after LOCKDET goes active. The PCLK-to-PICLK delay (tD) can have any value before the FIFO is initialized. The tD is fixed at the third PICLK after LOCKDET goes active. Once the FIFO is initialized, PCLK and PICLK cannot drift more than 5.2 ns; tCH cannot be more than 5.2 ns.



## **PHERR/PHINIT**

Case 1— PHERR and PHINIT are shorted on the printed-circuit board:

PHINIT would go high whenever there is a potential timing mismatch between PCLK and PICLK. PHINIT would remain high as long as the timing mismatch between PCLK and PICLK. If PHINIT is high for more than two byte clocks, the FIFO will be initialized. PHINIT will initialize the FIFO two-to-eight byte clocks after it is high for at least two byte clocks, PHERR (and thus PHINIT) goes active once the FIFI is initialized.

Case 2–PHERR signal is input to the customer logic and the customer logic outputs a signal to PHINIT:

Another possible configuration is where the PHERR signal is input into the customer logic and the customer logic sends an output to the PHINIT input. However, the customer logic must ensure that, upon detecting a high on PHERR, the PHINIT signal remains high for more than two byte clocks. If PHINIT is high for less than two byte clocks, the FIFO is not guaranteed to be initialized. Also, the customer logic must ensure that PHINIT goes low after the FIFO is initialized (PHERR goes low).



**Figure 9. ac Input Timing**

# **Timing Characteristics (continued)**

#### **Table 9. Transmitter ac Timing Characteristics**



#### **Table 10. Receiver ac Timing Characteristics**



1. 20% to 80%; 330 Ω to GND



## **Receiver Framing**

Figure 11 shows a typical reframe sequence in which a byte realignment is made. The frame and byte boundary detection is enabled by the rising edge of OOF. Both the frame and byte boundaries are recognized upon receipt of the first A2 byte following three consecutive A1 bytes. The third A2 byte is the first data byte to be reported with the correct byte alignment on the outgoing data bus (RxD[15:0]). Concurrently, the frame pulse (FP) is set high for one POCLK cycle.

The frame and byte boundary detection block is activated by the rising edge of OOF and stays active until the first FP pulse.

Figure 12 shows the frame and byte boundary detection activation by a rising edge of OOF and deactivation by the first FP pulse.

Figure 13 shows the frame and byte boundary detection by the activation of a rising edge of OOF and deactivation by the FRAMEN input.





1-1024(F)



**Figure 14. Interfacing to the TxRefClk Input**

# **Qualification and Reliability**

To help ensure high product reliability and customer satisfaction, Agere is committed to an intensive quality program that starts in the design phase and proceeds through the manufacturing process. Optoelectronics modules are qualified to Agere internal standards using MIL-STD-883 test methods and procedures and using sampling techniques consistent with Telcordia Technologies \* requirements. This qualification program fully meets the intent of Telcordia Technologies reliability practices TR-NWT-000468 and TA-TSY-000983. In addition, the Agere Optoelectronics design, development, and manufacturing facility has been certified to be in full compliance with the latest ISO†-9001 Quality System Standards.

\* Telcordia Technologies is a trademark of Telcordia Technologies, Inc.

† ISO is a registered trademark of the International Organization for Standardization.

# **Laser Safety Information**

## **Class I Laser Product**

All versions of the TA16-type transponders are classified as Class I laser products per FDA/CDRH, 21 CFR 1040 Laser Safety requirements. The transponders have been registered/certified with the FDA under Accession Number 8720009. All versions are classified as Class I laser products per IEC<sup>‡</sup> 60825-1:1993.

#### **CAUTION: Use of controls, adjustments, and procedures other than those specified herein may result in hazardous laser radiation exposure.**

This product complies with 21 CFR 1040.10 and 1040.11.

8.8  $\mu$ m/125  $\mu$ m single-mode pigtail with 900  $\mu$ m tight buffer jacket and connector.

Wavelength =  $1.3 \text{ µm}$ ,  $1.5 \text{ µm}$ .

Maximum power  $= 1.6$  mW.

Product is not shipped with power supply.

Because of size constraints, laser safety labeling is not affixed to the module but is attached to the outside of the shipping carton.

**NOTICE**

**Unterminated optical connectors can emit laser radiation.**

**Do not view with optical instruments.**

#### **Electromagnetic Emissions and Immunity**

The TA16 transponder will be tested against CENELEC EN50 081 part 1 and part 2, FCC 15, Class B limits for emissions.

The TA16 transponder will be tested against CENELEC EN50 082 part 1 immunity requirements.

‡ IEC is a registered trademark of The International Electrotechnical Commission.

# **Outline Diagram**

Dimensions are in inches and (millimeters).



1-1012(F).d

# **Ordering Information**



\* Other connectors may be made available.

#### **Table 11. Ordering Information**



# **Related Product Information**

#### **Table 12. Related Product Information**





Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liabi lity is assumed as a result of their use or application.

Copyright © 2001 Agere Systems Inc. All Rights Reserved Printed in U.S.A.

