

Data Sheet May 17, 2006 FN8108.1

### 5 Volt, Byte Alterable EEPROM

### **FEATURES**

- · Access time: 70ns
- · Simple byte and page write
  - -Single 5V supply
  - -No external high voltages or V<sub>PP</sub> control circuits
  - -Self-timed
  - -No erase before write
  - -No complex programming algorithms
  - -No overerase problem
- Low power CMOS
  - -Active: 60mA
  - -Standby: 500µA
- Software data protection
  - Protects data against system level inadvertent writes
- · High speed page write capability
- Highly reliable Direct Write<sup>™</sup> cell
  - -Endurance: 1,000,000 cycles
  - —Data retention: 100 years
- Early end of write detection
  - —DATA polling
  - -Toggle bit polling
- Pb-free plus anneal available (RoHS compliant)


#### DESCRIPTION

The X28HC256 is a second generation high performance CMOS 32K x 8 EEPROM. It is fabricated with Intersil's proprietary, textured poly floating gate technology, providing a highly reliable 5 Volt only nonvolatile memory.

The X28HC256 supports a 128-byte page write operation, effectively providing a 24µs/byte write cycle, and enabling the entire memory to be typically rewritten in less than 0.8 seconds. The X28HC256 also features DATA Polling and Toggle Bit Polling, two methods of providing early end of write detection. The X28HC256 also supports the JEDEC standard Software Data Protection feature for protecting against inadvertent writes during power-up and power-down.

Endurance for the X28HC256 is specified as a minimum 1,000,000 write cycles per byte and an inherent data retention of 100 years.

### **BLOCK DIAGRAM**



# **Ordering Information**

PART NUMBER	PART MARKING	ACCESS TIME (ns)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
X28HC256DI-15	X28HC256DI-15	150	-40 to +85	28 Ld CERDIP (520 mils)	
X28HC256DM-15	X28HC256DM-15		-55 to +125	28 Ld CERDIP (520 mils)	
X28HC256DMB-15	X28HC256DMB-15		MIL-STD-883	28 Ld CERDIP (520 mils)	
X28HC256EMB-15	X28HC256EMB-15		MIL-STD-883	32 Ld LCC (458 mils)	
X28HC256FMB-15	X28HC256FMB-15		MIL-STD-883	28 Ld FLATPACK (440 mils)	
X28HC256J-15*	X28HC256J-15		0 to +70	32 Ld PLCC	N32.45x55
X28HC256JZ-15* (Note)	X28HC256J-15 Z		0 to +70	32 Ld PLCC (Pb-free)	N32.45x55
X28HC256JI-15*	X28HC256JI-15		-40 to +85	32 Ld PLCC	N32.45x55
X28HC256JIZ-15* (Note)	X28HC256JI-15 Z		-40 to +85	32 Ld PLCC (Pb-free)	N32.45x55
X28HC256JM-15*	X28HC256JM-15		-55 to +125	32 Ld PLCC	N32.45x55
X28HC256KI-15	X28HC256KI-15		-40 to +85	28 Ld PGA	G28.550x650A
X28HC256KM-15	X28HC256KM-15		-55 to +125	28 Ld PGA	G28.550x650A
X28HC256KMB-15	X28HC256KMB-15		MIL-STD-883	28 Ld PGA	G28.550x650A
X28HC256P-15	X28HC256P-15		0 to +70	28 Ld PDIP	E28.6
X28HC256PZ-15 (Note)	X28HC256P-15 Z		0 to +70	28 Ld PDIP (Pb-free)**	E28.6
X28HC256PI-15	X28HC256PI-15		-40 to +85	28 Ld PDIP	E28.6
X28HC256PIZ-15 (Note)	X28HC256PI-15 Z		-40 to +85	28 Ld PDIP (Pb-free)**	E28.6
X28HC256PM-15	X28HC256PM-15		-55 to +125	28 Ld PDIP	E28.6
X28HC256SI-15*	X28HC256SI-15		-40 to +85	28 Ld SOIC (300 mil)	MDP0027
X28HC256SM-15	X28HC256SM-15		-55 to +125	28 Ld SOIC (300 mil)	MDP0027
X28HC256D-12	X28HC256D-12	120	0 to +70	28 Ld CERDIP (520 mils)	
X28HC256DI-12	X28HC256DI-12		-40 to +85	28 Ld CERDIP (520 mils)	
X28HC256DM-12	X28HC256DM-12		-55 to +125	28 Ld CERDIP (520 mils)	
X28HC256DMB-12	X28HC256DMB-12		MIL-STD-883	28 Ld CERDIP (520 mils)	
X28HC256EI-12	X28HC256EI-12		-40 to +85	32 Ld LCC (458 mils)	
X28HC256EM-12	X28HC256EM-12		-55 to +125	32 Ld LCC (458 mils)	
X28HC256EMB-12	X28HC256EMB-12		MIL-STD-883	32 Ld LCC (458 mils)	
X28HC256FMB-12	X28HC256FMB-12		MIL-STD-883	28 Ld FLATPACK (440 mils)	
X28HC256J-12*	X28HC256J-12		0 to +70	32 Ld PLCC	N32.45x55
X28HC256JZ-12* (Note)	X28HC256J-12 Z		0 to +70	32 Ld PLCC (Pb-free)	N32.45x55
X28HC256JI-12*	X28HC256JI-12		-40 to +85	32 Ld PLCC	N32.45x55
X28HC256JIZ-12* (Note)	X28HC256JI-12 Z		-40 to +85	32 Ld PLCC (Pb-free)	N32.45x55
X28HC256KI-12	X28HC256KI-12		-40 to +85	28 Ld PGA	G28.550x650A
X28HC256KM-12	X28HC256KM-12		-55 to +125	28 Ld PGA	G28.550x650A
X28HC256KMB-12	X28HC256KMB-12		MIL-STD-883	28 Ld PGA	G28.550x650A
X28HC256P-12	X28HC256P-12		0 to +70	28 Ld PDIP	E28.6
X28HC256PZ-12 (Note)	X28HC256P-12 Z	]	0 to +70	28 Ld PDIP (Pb-free)**	E28.6
X28HC256PI-12	X28HC256PI-12		-40 to +85	28 Ld PDIP	E28.6
X28HC256PIZ-12 (Note)	X28HC256PI-12 Z		-40 to +85	28 Ld PDIP (Pb-free)**	E28.6

# **Ordering Information** (Continued)

PART NUMBER	PART MARKING	ACCESS TIME (ns)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
X28HC256S-12*	X28HC256S-12	120	0 to +70	28 Ld SOIC (300 mils)	MDP0027
X28HC256SZ-12 (Note)	X28HC256S-12 Z		0 to +70	28 Ld SOIC (300 mils) (Pb-free)	MDP0027
X28HC256SI-12*	X28HC256SI-12		-40 to +85	28 Ld SOIC (300 mils)	MDP0027
X28HC256SIZ-12 (Note)	X28HC256SI-12 Z		-40 to +85	28 Ld SOIC (300 mils) (Pb-free)	MDP0027
X28HC256SM-12*	X28HC256SM-12		-55 to +125	28 Ld SOIC (300 mils)	MDP0027
X28HC256D-90	X28HC256D-90	90	0 to +70	28 Ld CERDIP (520 mils)	
X28HC256DI-90	X28HC256DI-90		-40 to +85	28 Ld CERDIP (520 mils)	
X28HC256DM-90	X28HC256DM-90		-55 to +125	28 Ld CERDIP (520 mils)	
X28HC256DMB-90	X28HC256DMB-90		MIL-STD-883	28 Ld CERDIP (520 mils)	
X28HC256EM-90	X28HC256EM-90		-55 to +125	32 Ld LCC (458 mils)	
X28HC256EMB-90	X28HC256EMB-90		MIL-STD-883	32 Ld LCC (458 mils)	
X28HC256FI-90	X28HC256FI-90		-40 to +85	28 Ld FLATPACK (440 mils)	
X28HC256FM-90	X28HC256FM-90		-55 to +125	28 Ld FLATPACK (440 mils)	
X28HC256FMB-90	X28HC256FMB-90		MIL-STD-883	28 Ld FLATPACK (440 mils)	
X28HC256J-90*	X28HC256J-90		0 to +70	32 Ld PLCC	N32.45x55
X28HC256JZ-90* (Note)	X28HC256J-90 Z		0 to +70	32 Ld PLCC (Pb-free)	N32.45x55
X28HC256JI-90*	X28HC256JI-90		-40 to +85	32 Ld PLCC	N32.45x55
X28HC256JIZ-90* (Note)	X28HC256JI-90 Z		-40 to +85	32 Ld PLCC (Pb-free)	N32.45x55
X28HC256JM-90*	X28HC256JM-90		-55 to +125	32 Ld PLCC	N32.45x55
X28HC256KM-90	X28HC256KM-90		-55 to +125	28 Ld PGA	G28.550x650A
X28HC256KMB-90	X28HC256KMB-90		MIL-STD-883	28 Ld PGA	G28.550x650A
X28HC256P-90	X28HC256P-90		0 to +70	28 Ld PDIP	E28.6
X28HC256PZ-90 (Note)	X28HC256P-90 Z		0 to +70	28 Ld PDIP (Pb-free)**	E28.6
X28HC256PI-90	X28HC256PI-90		-40 to +85	28 Ld PDIP	E28.6
X28HC256PIZ-90 (Note)	X28HC256PI-90 Z		-40 to +85	28 Ld PDIP (Pb-free)**	E28.6
X28HC256S-90*	X28HC256S-90		0 to +70	28 Ld SOIC (300 mils)	MDP0027
X28HC256SI-90*	X28HC256SI-90		-40 to +85	28 Ld SOIC (300 mils)	MDP0027
X28HC256SIZ-90 (Note)	X28HC256SI-90 Z		-40 to +85	28 Ld SOIC (300 mils) (Pb-free)	MDP0027
X28HC256DMB-70	X28HC256DMB-70	70	MIL-STD-883	28 Ld CERDIP (520 mils)	
X28HC256JI-20	X28HC256JI-20	200	-40 to +85	32 Ld PLCC	N32.45x55
X28HC256SI-20T1		200	-40 to +85	28 Ld SOIC (300 mils) Tape and Reel	MDP0027


<sup>\*</sup>Add "T1" suffix for tape and reel.


NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


<sup>\*\*</sup>Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets: molding compounds/die attach materials and 100% matte tin plate

### **PIN CONFIGURATION**







#### **PIN DESCRIPTIONS**

### Addresses (A<sub>0</sub>-A<sub>14</sub>)

The Address inputs select an 8-bit memory location during a read or write operation.

### Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When  $\overline{\text{CE}}$  is HIGH, power consumption is reduced.

### Output Enable (OE)

The Output Enable input controls the data output buffers, and is used to initiate read operations.

# Data In/Data Out (I/O<sub>0</sub>-I/O<sub>7</sub>)

Data is written to or read from the X28HC256 through the I/O pins.

## Write Enable (WE)

The Write Enable input controls the writing of data to the X28HC256.

# **PIN NAMES**

Symbol	Description
A <sub>0</sub> -A <sub>14</sub>	Address Inputs
I/O <sub>0</sub> -I/O <sub>7</sub>	Data Input/Output
WE	Write Enable
CE	Chip Enable
ŌĒ	Output Enable
V <sub>CC</sub>	+5V
V <sub>SS</sub>	Ground
NC	No Connect

intersil

#### **DEVICE OPERATION**

#### Read

Read operations are initiated by both  $\overline{OE}$  and  $\overline{CE}$  LOW. The read operation is terminated by either  $\overline{CE}$  or  $\overline{OE}$  returning HIGH. This two line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either  $\overline{OE}$  or  $\overline{CE}$  is HIGH.

#### Write

Write operations are initiated when both  $\overline{CE}$  and  $\overline{WE}$  are LOW and  $\overline{OE}$  is HIGH. The X28HC256 supports both a  $\overline{CE}$  and  $\overline{WE}$  controlled write cycle. That is, the address is latched by the falling edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. Similarly, the data is latched internally by the rising edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 3ms.

### **Page Write Operation**


The page write feature of the X28HC256 allows the entire memory to be written in typically 0.8 seconds. Page write allows up to one hundred twenty-eight bytes of data to be consecutively written to the X28HC256, prior to the commencement of the internal programming cycle. The host can fetch data from another device within the system during a page write operation (change the source address), but the page address (A $_7$  through A $_{14}$ ) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.

The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to one hundred twenty-seven bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the  $\overline{WE}$  HIGH to LOW transition, must begin within 100µs of the falling edge of the preceding  $\overline{WE}$ . If a subsequent  $\overline{WE}$  HIGH to LOW transition is not detected within 100µs, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100µs.

### **Write Operation Status Bits**

The X28HC256 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1. Status Bit Assignment



# DATA Polling (I/O<sub>7</sub>)

The X28HC256 features  $\overline{\text{DATA}}$  Polling as a method to indicate to the host system that the byte write or page write cycle has completed.  $\overline{\text{DATA}}$  Polling allows a simple bit test operation to determine the status of the X28HC256. This eliminates additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O<sub>7</sub> (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O<sub>7</sub> will reflect true data.

# Toggle Bit (I/O<sub>6</sub>)

The X28HC256 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O $_6$  will toggle from HIGH to LOW and LOW to HIGH on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease, and the device will be accessible for additional read and write operations.

intersil FN8108.1

# DATA POLLING I/O7

Figure 2. DATA Polling Bus Sequence






Figure 3. DATA Polling Software Flow



DATA Polling can effectively halve the time for writing to the X28HC256. The timing diagram in Figure 2 illustrates the sequence of events on the bus. The software flow diagram in Figure 3 illustrates one method of implementing the routine.


### THE TOGGLE BIT I/O<sub>6</sub>

Figure 4. Toggle Bit Bus Sequence



<sup>\*</sup> I/O<sub>6</sub> Beginning and ending state of I/O<sub>6</sub> will vary.

Figure 5. Toggle Bit Software Flow



The Toggle Bit can eliminate the chore of saving and fetching the last address and data in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple X28HC256 memories that is frequently updated. The timing diagram in Figure 4 illustrates the sequence of events on the bus. The software flow diagram in Figure 5 illustrates a method for polling the Toggle Bit.

### HARDWARE DATA PROTECTION

The X28HC256 provides two hardware features that protect nonvolatile data from inadvertent writes.

- Default V<sub>CC</sub> Sense—All write functions are inhibited when V<sub>CC</sub> is 3.5V typically.
- Write Inhibit—Holding either OE LOW, WE HIGH, or CE HIGH will prevent an inadvertent write cycle during power-up and power-down, maintaining data integrity.

### **SOFTWARE DATA PROTECTION**

The X28HC256 offers a software-controlled data protection feature. The X28HC256 is shipped from Intersil with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/down operations through the use of external circuits. The host would then have open read and write access of the device once  $V_{CC}$  was stable.

The X28HC256 can be automatically protected during power-up and power-down (without the need for external circuits) by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation, utilizing the software algorithm. This circuit is nonvolatile, and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28HC256 is also protected from inadvertent and accidental writes in the powered-up state. That is, the software algorithm must be issued prior to writing additional data to the device.

<u>intersil</u>

#### **SOFTWARE ALGORITHM**

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 6 and 7 for the sequence. The three-byte sequence opens the page write window, enabling the host to write from one to one hundred twenty-eight bytes of data. Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

### **SOFTWARE DATA PROTECTION**

Figure 6. Timing Sequence—Byte or Page Write





Figure 7. Write Sequence for Software Data Protection



Regardless of whether the device has previously been protected or not, once the software data protection algorithm is used and data has been written, the X28HC256 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28HC256 will be write protected during power-down and after any subsequent power-up.

**Note:** Once initiated, the sequence of write operations should not be interrupted.

FN8108.1 May 17, 2006

#### RESETTING SOFTWARE DATA PROTECTION

Figure 8. Reset Software Data Protection Timing Sequence




Figure 9. Write Sequence for resetting Software Data Protection

Write Data AA to Address 5555 Write Data 55 to Address 2AAA Write Data 80 to Address 5555 Write Data AA to Address 5555 Write Data 55 to Address 2AAA Write Data 20 to Address 5555 After t<sub>WC</sub>, Re-Enters Unprotected State

In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an EEPROM programmer, the following six step algorithm will reset the internal protection circuit. After  $t_{WC},$  the X28HC256 will be in standard operating mode.

**Note:** Once initiated, the sequence of write operations should not be interrupted.

### **SYSTEM CONSIDERATIONS**

Because the X28HC256 is frequently used in large memory arrays, it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation, and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit, it is recommended that  $\overline{\text{CE}}$  be decoded from the address bus and be used as the primary device selection input. Both  $\overline{\text{OE}}$  and  $\overline{\text{WE}}$  would then be common among all devices in the array. For a read operation, this assures that all deselected devices are in their standby mode, and that only the selected device(s) is/are outputting data on the bus.

Because the X28HC256 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling  $\overline{\text{CE}}$  will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a  $0.1\mu\text{F}$  high frequency ceramic capacitor be used between  $V_{\text{CC}}$  and  $V_{\text{SS}}$  at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 $\mu$ F electrolytic bulk capacitor be placed between V<sub>CC</sub> and V<sub>SS</sub> for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

intersil FN8108.1

### **ABSOLUTE MAXIMUM RATINGS**

## 

#### COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those indicated in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C
Military	-55°C	+125°C

Supply Voltage	Limits
X28HC256	5V ±10%

## D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

		Limits		3	5 30 -M	
Symbol	Parameter	Min.	Typ. <sup>(7)</sup>	Max.	Unit	Test Conditions
I <sub>CC</sub>	V <sub>CC</sub> active current (TTL Inputs)		30	60	mA	$\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ , All I/O's = open, address inputs = .4V/2.4V levels @ f = 10MHz
I <sub>SB1</sub>	V <sub>CC</sub> standby current (TTL Inputs)			2	mA	$\overline{CE} = V_{IH}$ , $\overline{OE} = V_{IL}$ , All I/O's = open, other inputs = $V_{IH}$
I <sub>SB2</sub>	V <sub>CC</sub> standby current (CMOS Inputs)		200	500	μA	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3\text{V}, \overline{\text{OE}} = \text{GND}, \text{All I/Os} = \text{open},$ other inputs = $\text{V}_{\text{CC}} - 0.3\text{V}$
I <sub>LI</sub>	Input leakage current			10	μA	$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	Output leakage current			10	μΑ	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $\overline{CE} = V_{IH}$
V <sub>IL</sub> (2)	Input LOW voltage	-1		0.8	V	
V <sub>IH</sub> <sup>(2)</sup>	Input HIGH voltage	2		V <sub>CC</sub> + 1	V	
V <sub>OL</sub>	Output LOW voltage			0.4	V	I <sub>OL</sub> = 6mA
V <sub>OH</sub>	Output HIGH voltage	2.4			V	I <sub>OH</sub> = -4mA

Notes: (1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

### **POWER-UP TIMING**

Symbol	Parameter	Max.	Unit
t <sub>PUR</sub> (3)	Power-up to read	100	μs
t <sub>PUW</sub> (3)	Power-up to write	5	ms

Note: (3) This parameter is periodically sampled and not 100% tested.

intersil FN8108.1 May 17, 2006

<sup>(2)</sup>  $V_{IL}$  min. and  $V_{IH}$  max. are for reference only and are not tested.

# **CAPACITANCE** $T_A = +25^{\circ}C$ , f = 1MHz, $V_{CC} = 5V$

Symbol	Test	Max.	Unit	Conditions
C <sub>I/O</sub> (9)	Input/output capacitance	10	pF	$V_{I/O} = 0V$
C <sub>IN</sub> <sup>(9)</sup>	Input capacitance	6	pF	$V_{IN} = 0V$

# **ENDURANCE AND DATA RETENTION**

Parameter	Min.	Max.	Unit
Endurance	1,000,000		Cycles
Data retention	100		Years

## **A.C. CONDITIONS OF TEST**

Input pulse levels	0V to 3V
Input rise and fall times	5ns
Input and output timing levels	1.5V


### **MODE SELECTION**

CE	ΟE	WE	Mode	I/O	Power
L	L	Н	Read	D <sub>OUT</sub>	active
L	Н	L	Write	D <sub>IN</sub>	active
Н	Х	Х	Standby and write inhibit	High Z	standby
Х	L	Х	Write inhibit	_	• <del>-)</del> \
Х	Х	Н	Write inhibit		

## **SYMBOL TABLE**

	WAVEFORM	INPUTS	OUTPUTS
		Must be steady	Will be steady
		May change from LOW to HIGH	Will change from LOW to HIGH
6		May change from HIGH to LOW	Will change from HIGH to LOW
		Don't Care: Changes Allowed	Changing: State Not Known
		N/A	Center Line is High Impedance

# **EQUIVALENT A.C. LOAD CIRCUIT**




# A.C. CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)

### **Read Cycle Limits**

		X28HC256-70		X28HC256-90		X28HC256-12		X28HC256-15		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>RC</sub> <sup>(5)</sup>	Read cycle time	70		90		120		150		ns
t <sub>CE</sub> <sup>(5)</sup>	Chip enable access time		70		90		120		150	ns
t <sub>AA</sub> <sup>(5)</sup>	Address access time		70		90		120		150	ns
t <sub>OE</sub>	Output enable access time		35		40		50		50	ns
t <sub>LZ</sub> <sup>(4)</sup>	CE LOW to active output	0		0		0		0		ns
t <sub>OLZ</sub> <sup>(4)</sup>	OE LOW to active output	0		0		0		0		ns
t <sub>HZ</sub> <sup>(4)</sup>	CE HIGH to high Z output		35		40		50		50	ns
t <sub>OHZ</sub> (4)	OE HIGH to high Z output		35		40		50		50	ns
t <sub>OH</sub>	Output hold from address change	0		0		0		0		ns

# **Read Cycle**



Notes: (4)  $t_{LZ}$  min.,  $t_{HZ}$ ,  $t_{OLZ}$  min. and  $t_{OHZ}$  are periodically sampled and not 100% tested,  $t_{HZ}$  and  $t_{OHZ}$  are measured with CL = 5pF, from the point when CE, OE return HIGH (whichever occurs first) to the time when the outputs are no longer driven.

(5) For faster 256K products, refer to X28VC256 product line.


# **Write Cycle Limits**

Symbol	Parameter	Min.	Typ. <sup>(6)</sup>	Max.	Unit
t <sub>WC</sub> <sup>(7)</sup>	Write cycle time		3	5	ms
t <sub>AS</sub>	Address setup time	0			ns
t <sub>AH</sub>	Address hold time	50			ns
t <sub>CS</sub>	Write setup time	0			ns
t <sub>CH</sub>	Write hold time	0			ns
t <sub>CW</sub>	CE pulse width	50			ns
t <sub>OES</sub>	OE HIGH setup time	0			ns
t <sub>OEH</sub>	OE HIGH hold time	0			ns
t <sub>WP</sub>	WE pulse width	50			ns
t <sub>WPH</sub> <sup>(8)</sup>	WE HIGH recovery (page write only)	50			ns
t <sub>DV</sub>	Data valid			1	μs
t <sub>DS</sub>	Data setup	50			ns
t <sub>DH</sub>	Data hold	0			ns
t <sub>DW</sub> <sup>(8)</sup>	Delay to next write after polling is true	10	18		μs
t <sub>BLC</sub>	Byte load cycle	0.15	-0	100	μs


Notes: (6) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage

- (7) t<sub>WC</sub> is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.
- (8) t<sub>WPH</sub> and t<sub>DW</sub> are periodically sampled and not 100% tested.


# **WE** Controlled Write Cycle



# **CE** Controlled Write Cycle



## **Page Write Cycle**




\*For each successive write within the page write operation,  $A_7$ – $A_{15}$  should be the same or writes to an unknown address could occur.


Notes: (9) Between successive byte writes within a page write operation,  $\overline{OE}$  can be strobed LOW: e.g. this can be done with  $\overline{CE}$  and  $\overline{WE}$  HIGH to fetch data from another memory device within the system for the next write; or with  $\overline{WE}$  HIGH and  $\overline{CE}$  LOW effectively performing a polling operation.

(10) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  controlled write cycle timing.

# **DATA** Polling Timing Diagram<sup>(11)</sup>



# Toggle Bit Timing Diagram<sup>(11)</sup>



 $^{\star}$  I/O  $_{6}$  beginning and ending state will vary, depending upon actual  $t_{WC}.$ 

Note: (11)Polling operations are by definition read cycles and are therefore subject to read cycle timings.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com