

Data Sheet May 11, 2005 FN8105.0

5 Volt, Byte Alterable EEPROM

The Intersil X28C010 is a 128K x 8 EEPROM, fabricated with Intersil's proprietary, high performance, floating gate CMOS technology. Like all Intersil programmable non-volatile memories, the X28C010 is a 5V only device. The X28C010 features the JEDEC approved pin out for byte-wide memories, compatible with industry standard EEPROMs.


The X28C010 supports a 256-byte page write operation, effectively providing a 19 μ s/byte write cycle and enabling the entire memory to be typically written in less than 2.5 seconds. The X28C010 also features DATA Polling and Toggle Bit Polling, system software support schemes used to indicate the early completion of a write cycle. In addition, the X28C010 supports Software Data Protection option.


Intersil EEPROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 100 years.


Features

- · Access time: 120ns
- · Simple byte and page write
 - Single 5V supply
 - No external high voltages or V_{PP} control circuits
 - Self-timed
 - · No erase before write
 - · No complex programming algorithms
 - · No overerase problem
- · Low power CMOS
 - Active: 50mA
 - Standby: 500µA
- · Software data protection
 - Protects data against system level inadvertent writes
- High speed page write capability
- Highly reliable Direct Write[™] cell
 - Endurance: 100,000 write cycles
 - Data retention: 100 years
- · Early end of write detection
 - DATA polling
 - Toggle bit polling

Pinouts








Ordering Information

PART NUMBER	ACCESS TIME	PACKAGE	TEMP RANGE (°C)
X28C010D	-	32-Ld Cerdip	0 to 70
X28C010D-12	120ns	32-Ld Cerdip	0 to 70
X28C010D-15	150ns	32-Ld Cerdip	0 to 70
X28C010DI	-	32-Ld Cerdip	-40 to +85
X28C010DI-12	120ns	32-Ld Cerdip	-40 to +85
X28C010DI-15	150ns	32-Ld Cerdip	-40 to +85
X28C010DI- 15C7681	150ns	32-Ld Cerdip	-40 to +85
X28C010DM	-	32-Ld Cerdip	-55 to +125
X28C010DM-12	120ns	32-Ld Cerdip	-55 to +125
X28C010DMB-12	120ns	32-Ld Cerdip	MIL-STD-883
X28C010DMB- 12C7309	120ns	32-Ld Cerdip	MIL-STD-883
X28C010DMB- 12C7729	120ns	32-Ld Cerdip	MIL-STD-883
X28C010DMB-15	150ns	32-Ld Cerdip	MIL-STD-883
X28C010DMB- 15C7762	150ns	32-Ld Cerdip	MIL-STD-883
X28C010DMB-20	200ns	32-Ld Cerdip	MIL-STD-883
X28C010DMC7237	-	32-Ld Cerdip	
X28C010FI-12	120ns	32-Ld Flat Pack	-40 to +85
X28C010FI-15	150ns	32-Ld Flat Pack	-40 to +85
X28C010FI- 15C1009	150ns	32-Ld Flat Pack	-40 to +85
X28C010FI-20	200ns	32-Ld Flat Pack	-40 to +85
X28C010FI-25	250ns	32-Ld Flat Pack	-40 to +85
X28C010FM	-	32-Ld Flat Pack	-55 to +125
X28C010FM-12	120ns	32-Ld Flat Pack	-55 to +125
X28C010FMB-15	150ns	32-Ld Flat Pack	MIL-STD-883
X28C010FMB- 15C7619	150ns	32-Ld Flat Pack	MIL-STD-883
X28C010FMB- 15C7808	150ns	32-Ld Flat Pack	MIL-STD-883
X28C010K-25	250ns	36-Ld Pin Grid Array	0 to 70
X28C010KM-12	120ns	36-Ld Pin Grid Array	-55 to +125
X28C010KM-25	250ns	36-Ld Pin Grid Array	-55 to +125
X28C010KM- 25C7237	250ns	36-Ld Pin Grid Array	-55 to +125
X28C010KMB-15	150ns	36-Ld Pin Grid Array	MIL-STD-883

Ordering Information (Continued)

,				
PART NUMBER	ACCESS TIME	PACKAGE	TEMP RANGE (°C)	
X28C010NM-12	120ns	32-Ld Extended LCC	-55 to +125	
X28C010NM-15	150ns	32-Ld Extended LCC	-55 to +125	
X28C010NMB-12	120ns	32-Ld Extended LCC	MIL-STD-883	
X28C010NMB-15	150ns	32-Ld Extended LCC	MIL-STD-883	
X28C010NMB- 15C7309	150ns	32-Ld Extended LCC	MIL-STD-883	
X28C010RI-12	120ns	32-Ld Ceramic SOIC (Gull Wing)	-40 to +85	
X28C010RI-20	200ns	32-Ld Ceramic SOIC (Gull Wing)	-40 to +85	
X28C010RI- 20C7168	200ns	32-Ld Ceramic SOIC (Gull Wing)	-40 to +85	
X28C010RI- 20C7975	20 0ns	32-Ld Ceramic SOIC (Gull Wing)	-40 to +85	
X28C010RI-20T1	200ns	32-Ld Ceramic SOIC (Gull Wing)	-40 to +85	
X28C010RI- 20T1C7168	200ns	32-Ld Ceramic SOIC (Gull Wing)	-40 to +85	
X28C010RM-15	150ns	32-Ld Ceramic SOIC (Gull Wing)	-55 to +125	
X28C010RMB-25	250ns	32-Ld Ceramic SOIC (Gull Wing)	MIL-STD-883	

Block Diagram



Pin Descriptions

Addresses (A₀-A₁₆)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{\text{CE}}$ is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers, and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X28C010 through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X28C010.

Pin Names

SYMBOL	DESCRIPTION
A ₀ -A ₁₆	Address Inputs
I/O ₀ -I/O ₇	Data Input/Output
WE	Write Enable
CE	Chip Enable
ŌĒ	Output Enable
V _{CC}	+5V
V _{SS}	Ground
NC	No Connect

Device Operation

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This two line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X28C010 supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5ms.

intersil

Page Write Operation

The page write feature of the X28C010 allows the entire memory to be written in 5 seconds. Page write allows two to two hundred fifty-six bytes of data to be consecutively written to the X28C010 prior to the commencement of the internal programming cycle. The host can fetch data from another device within the system during a page write operation (change the source address), but the page address (A_8 through A_{16}) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.

The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to two hundred fifty six bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the $\overline{\text{WE}}$ HIGH to LOW transition, must begin within 100µs of the falling edge of the preceding $\overline{\text{WE}}$. If a subsequent $\overline{\text{WE}}$ HIGH to LOW transition is not detected within 100µs, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100µs.

Write Operation Status Bits

The X28C010 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.




FIGURE 1. STATUS BIT ASSIGNMENT

DATA Polling (I/O₇)

The X28C010 features $\overline{\text{DATA}}$ Polling as a method to indicate to the host system that the byte write or page write cycle has completed. $\overline{\text{DATA}}$ Polling allows a simple bit test operation to determine the status of the X28C010, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data. Note: If the X28C010 is in the protected state, and an illegal write operation is attempted, $\overline{\text{DATA}}$ Polling will not operate.

Toggle Bit (I/O₆)

The X28C010 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle, I/O₆ will toggle from HIGH to LOW and LOW to HIGH on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.

DATA Polling I/O7




FIGURE 2. DATA POLLING BUS SEQUENCE

intersil FN8105.0





FIGURE 3. DATA POLLING SOFTWARE FLOW

The Toggle Bit I/O₆



* Beginning and ending state of I/O₆ will vary FIGURE 4. TOGGLE BIT BUS SEQUENCE

<u>intersil</u>




FIGURE 5. TOGGLE BIT SOFTWARE FLOW

The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple X28C010 memories that is frequently updated. Toggle Bit Polling can also provide a method for status checking in multiprocessor applications. The timing diagram in Figure 4 illustrates the sequence of events on the bus. The software flow diagram in Figure 5 illustrates a method for polling the Toggle Bit.

Hardware Data Protection

The X28C010 provides three hardware features that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse less than 10ns will not initiate a write cycle.
- Default V_{CC} Sense—All functions are inhibited when V_{CC} is $\leq 3.5 V$.
- Write inhibit—Holding either OE LOW, WE HIGH, or CE HIGH will prevent an inadvertent write cycle during powerup and power-down, maintaining data integrity.

Software Data Protection

The X28C010 offers a software controlled data protection feature. The X28C010 is shipped from Intersil with the software data protection NOT ENABLED: that is the device will be in the standard operating mode. In this mode data should be protected during power-up/-down operations through the use of external circuits. The host would then have open read and write access of the device once V_{CC} was stable.

The X28C010 can be automatically protected during powerup and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28C010 is also protected from inadvertent and accidental writes in the powered-up state. That is, the software algorithm must be issued prior to writing additional data to the device.

Software Algorithm

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figures 6 and 7 for the sequence. The three byte sequence opens the page write window enabling the host to write from one to two hundred fifty-six bytes of data. Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

Software Data Protection





FIGURE 6. TIMING SEQUENCE—BYTE OR PAGE WRITE




Regardless of whether the device has previously been protected or not, once the software data protection algorithm is used and data has been written, the X28C010 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28C010 will be write protected during power-down and after any subsequent power-up. The state of $A_{\rm 15}$ and $A_{\rm 16}$ while executing the algorithm is don't care.

Note: Once initiated, the sequence of write operations should not be interrupted.

FIGURE 7. WRITE SEQUENCE FOR SOFTWARE DATA PROTECTION

Resetting Software Data Protection



Com.cn

FIGURE 8. RESET SOFTWARE DATA PROTECTION TIMING SEQUENCE




FIGURE 9. SOFTWARE SEQUENCE TO DEACTIVATE SOFTWARE DATA PROTECTION

In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an EEPROM programmer, the following six step algorithm will reset the internal protection circuit. After t_{WC} , the X28C010 will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.

System Considerations

Because the X28C010 is frequently used in large memory arrays, it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit, it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.


Because the X28C010 has two power modes, standby and active, proper decoupling of the memory array is of prime

concern. Enabling $\overline{\text{CE}}$ will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and V_{SS} at each device. Depending on the size of the array, the value of the capacitor may have to be larger.


In addition, it is recommended that a $4.7\mu F$ electrolytic bulk capacitor be placed between V_{CC} and V_{SS} for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.




Active Supply Current vs. Ambient Temperature



Standby Supply Current vs. Ambient Temperature



I_{CC} (RD) by Temperature Over Frequency





X28C010

Absolute Maximum Ratings

Recommended Operating Conditions

Temperature under bias	
X28C010	10°C to +85°C
X28C010I	65°C to +135°C
X28C010M	65°C to +135°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to VSS	1V to +7V
D.C. output current	5mA
Lead temperature	
(soldering, 10 seconds)	300°C

Commercial	0°C to +70°C
Industrial	40°C tp +85°C
Military	55°C to +125°C
Supply Voltage	5V ±10%

CAUTION: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions (above those indicated in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Specifications Over the recommended operating conditions, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Icc	V _{CC} Current (Active) (TTL Inputs)	CE = OE = V _{IL} , WE = V _{IH} , All I/O's = Open, Address Inputs = 0.4V/2.4V Levels @ f = 5MHz		50	mA
I _{SB1}	V _{CC} Current (Standby) (TTL Inputs)	$\overline{\text{CE}} = \text{V}_{\text{IH}}, \overline{\text{OE}} = \text{V}_{\text{IL}}, \text{All I/O's} = \text{Open, Other Inputs} = \text{V}_{\text{IH}}$		3	mA
I _{SB2}	V _{CC} Current (Standby) (CMOS Inputs)	CE = V _{CC} - 0.3V, OE = V _{IL} , All I/O's = Open, Other Inputs = V _{CC}		500	μΑ
ILI	Input Leakage Current	V _{IN} = V _{SS} to V _{CC}		10	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $\overline{CE} = V_{IH}$		10	μΑ
V _{IL} (Note 1)	Input LOW Voltage	COL	-1	8.0	V
V _{IH} (Note 1)	Input HIGH Voltage		2	V _{CC} + 1	V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output HIGH Voltage	I _{OH} = -400μA	2.4		V

NOTE:

Power-Up Timing

SYMBOL PARAMETER		MAX	UNIT
t _{PUR} (Note 2)	Power-up to Read operation	100	μs
t _{PUW} (Note 2)	Power-up to Write operation	5	ms

Capacitance $T_A = +25$ °C, f = 1MHz, $V_{CC} = 5$ V

SYMBOL	PARAMETER	TEST CONDITIONS	MAX	UNIT
C _{I/O} (Note 2)	Input/Output capacitance	V _{I/O} = 0V	10	pF
C _{IN} (Note 2)	Input capacitance	V _{IN} = 0V	10	pF

NOTE:

Endurance and Data Retention

PARAMETER	MIN	MAX	UNIT
Endurance	10,000		Cycles per byte
Endurance	100,000		Cycles per page
Data Retention	100		Years

intersil FN8105.0 May 11, 2005

^{1.} V_{IL} min. and V_{IH} max. are for reference only and are not tested.

^{2.} This parameter is periodically sampled and not 100% tested.

A.C. Conditions of Test

Input pulse levels	0V to 3V
Input rise and fall times	10ns
Input and output timing levels	1.5V


Mode Selection

CE	OE	WE	MODE	I/O	POWER
L	L	Н	Read	D _{OUT}	Active
L	Н	L	Write	D _{IN}	Active
Н	Х	Х	Standby and Write Inhibit	High Z	Standby
Х	L	Х	Write Inhibit	_	_
Х	Х	Н	Write Inhibit	_	_

Symbol Table

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance


Equivalent A.C. Load Circuit



AC Electrical Specifications Over the recommended operating conditions, unless otherwise specified.

SYMBOL	PARAMETER	X28C010-12		X28C010-15		X28C010-20		X28C010-25		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
READ CYCI	LE LIMITS	'			'	<u>'</u>	'	<u>'</u>	<u>'</u>	
t _{RC}	Read cycle time	120		150		200		250		ns
t _{CE}	Chip enable access time		120		150		200		250	ns
t _{AA}	Address access time		120		150		200		250	ns
t _{OE}	Output enable access time		50		50		50		50	ns
t _{LZ} (Note 3)	CE LOW to active output	0		0		0		0		ns
t _{OLZ} (Note 3)	OE LOW to active output	0		0		0		0		ns
t _{HZ} (Note 3)	CE HIGH to high Z output		50		50		50		50	ns
t _{OHZ} (Note 3)	OE HIGH to high Z output		50		50		50		50	ns
t _{OH}	Output hold from address change	0		0		0		0		ns

Read Cycle




NOTE:

t_{LZ} min.,t_{HZ}, t_{OLZ} min., and t_{OHZ} are periodically sampled and not 100% tested. t_{HZ} max. and t_{OHZ} max. are measured, with C_L = 5pF, from the point when CE or OE return HIGH (whichever occurs first) to the time when the outputs are no longer driven.

Write Cycle Limits

SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{WC} (Note 4)	Write cycle time		10	ms
t _{AS}	Address setup time	0		ns
t _{AH}	Address hold time	50		ns
t _{CS}	Write setup time	0		ns
t _{CH}	Write hold time	0		ns
t _{CW}	CE pulse width	100		ns
t _{OES}	OE HIGH setup time	10		ns
t _{OEH}	OE HIGH hold time	10		ns
t _{WP}	WE pulse width	100		ns
t _{WPH}	WE HIGH recovery	100		ns
t _{DV}	Data valid		1	μs
t _{DS}	Data setup	50		ns
t _{DH}	Data hold	0		ns
t _{DW}	Delay to next write	10		μs
t _{BLC}	Byte load cycle	0.2	100	μs


WE Controlled Write Cycle




NOTE:

4. t_{WC} is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to complete internal write operation.

CE Controlled Write Cycle



Page Write Cycle




*For each successive write within the page write operation, $\rm A_8\text{-}A_{16}$ should be the same or writes to an unknown address could occur.


NOTES:

- 5. Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW: e.g. this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.
- 6. The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram (Note 7)



Toggle Bit Timing Diagram




* I/O₆ beginning and ending state will vary.

NOTE:

7. Polling operations are by definition read cycles and are therefore subject to read cycle timings.




32-Lead Hermetic, CerDIP, Package Code D32



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


32-Pad Ceramic Leadless Chip Carrier Package Type E



NOTE:


- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. TOLERANCE: ±1% NLT ±0.005 (0.127)

32-Lead Ceramic Flat Pack Type F



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


32-Lead Plastic Leaded Chip Carrier Package Type J



NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY


32-Pad Stretched Ceramic Leadless Chip Carrier Package Type N



NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. TOLERANCE: ±1% NLT±0.005 (0.127)


32-Lead Ceramic Small Outline Gull Wing Package Type R



NOTES:


- 1. ALL DIMENSIONS IN INCHES
- 2. FORMED LEAD SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 0.004 INCHES

36-Lead Ceramic Pin Grid Array Package Type K



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

40-Lead Thin Small Outline Package (TSOP) Type T



NOTE: ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES IN PARENTHESES).

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/guality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil