

■ **OVERVIEW**

The SM6104 is a 6-bit flash parallel A/D converter based on NPC's proprietary molybdenum gate CMOS technology. It features a high-speed conversion of 20 Msps, and a low current consumption of 16mA (typ). The SM6104 is available speed in 18-pin plastic DIPs and 18-pin plastic SOPs.

■ **FEATURES**

- 6-bit resolution
- Maximum conversion speed: 20 Msps
- Non-linearity of $\pm 1/2$ LSB (type)
- Differential non-linearity of $\pm 1/2$ LSB (typ)
- Guaranteed mono converts without code missing
- External sample-and-hold circuits not required
- Internal output latch for 6-bit conversion data and overflow flag
- Tristate output drivers
- Supports 7-bit conversion using two devices connected in series.
- Supports 40 Msps conversion using two devices connected in parallel (SM6104P and SM6104S only)
- Single 5 V supply
- Molybdenum gate CMOS process, low-power 16mA (typ) at 5.0V and 20 MHz (SM6104P AND SM6104S)



■ **SELECTION GUIDE**

Version	Conversion	Package
SM6104P	20Msps	18 pinDIP
SM6104S1	15Msps	18 pin SOP
SM6104S	20Msps	18 pin SOP
SM6104P1	15Msps	18 pin DIP


■ **APPLICATIONS**

- High-speed facsimile machines
- Digital television systems
- Color television decoder units
- Radar pulse analysis
- Data acquisition systems
- Any other applications that require high-speed, low-power A/D conversion.

■ **PIN OUT** ■ **TOP VIEW**



• 18 pin SOP (SM6104S)




• 18 pin DIP (SM6104P)

■ **PACKAGE DIMENSIONS**

Unit: mm

No.	Pin	Description	No.	Pin	Description
1	DB5	Data output pin (MSB)	10	V _{RS}	Reference voltage (LOW)
2	OVER	Overflow flag (tristate)	11	V _{IN}	Analog input, $V_{RB} \leq V_{IN} \leq V_{RT}$
3	GND	Ground (-)	12	V _{DD}	Positive supply
4	NC	No connection	13	DB0	Data output (LSB)
5	CE2	Tristate control pin	14	DB1	Data output
6	CE1	Tristate control pin	15	DB2	Data output
7	CLK	Clock input	16	V _{RM}	Reference voltage centerpoint (linearity compensation)
8	PHASE	Clock polarity select	17	DB3	Data output
9	V _{RT}	Reference voltage (HIGH)	18	DB4	Data output

■ PIN DESCRIPTION



■ BLOCK DIAGRAM

Item	Symbol	Condition	Rating		Unit
			MIN	TYP	
Resolution	RRES		6		Bits
Non-linearly Differential	NL	V _{IN} =fclk=15MHz	±1/2	±3/4	LSB
			±1/2	±1/2	
Non-linearly Differential	DNL	V _{IN} =fclk=15MHz	±1/2	±3/4	LSB
			±1/2	±1/2	
Non-linearly DC	DC	fclk=5MHz	±1/4	±1/2	LSB
			±1/4	±1/2	

SM6104P1/S1

Item	Symbol	Condition	Rating		Unit
			MIN	TYP	
CLK HIGH-level	t _{PH}		33		5000
CLK LOW-level	t _{PL}		33		5000
Aperture delay time	t _A		10		ns
Conversion delay time	t _D		25		40

SM6104P1/S1

Item	Symbol	Condition	Rating		Unit
			MIN	TYP	
Resolution	RRES		6		Bits
Non-linearly NL	NL	V _{IN} =fclk=20MHz	±1/2	±1	LSB
			±1/4	±1/2	
Differential DNL	DNL	V _{IN} =fclk=20MHz	±1/2	±3/4	LSB
			±1/2	±1/2	
Non-linearly DC	DC	fclk=5MHz	±1/4	±1/2	LSB
			±1/4	±1/2	

SM6104P/S

Item	Symbol	Condition	Rating		Unit
			MIN	TYP	
CLK HIGH-level	t _{PH}		25		5000
CLK LOW-level	t _{PL}		25		5000
Aperture delay time	t _A		10		ns
Conversion delay time	t _D		25		40

SM6104P/S

V_{DD} = 5V±5%, T_a=0 to 70 °C, unless otherwise noted.

V_{DD} = 5V±5%, T_a=0 to 70 °C, V_{RT}=2.0V, V_{RB}=0V, unless otherwise noted.

AC ELECTRICAL CHARACTERISTICS

CONVERSION CHARACTERISTICS

Item	Symbol	MIN	TYP	MAX	Unit
Supply voltage	V _{DD}	4.75	5.0	5.25	V
Reference voltage 1	V _{RT}	2.0		V _{DD} +0.1	V
Reference voltage 2	V _{RB}	-0.1		V _{RT} -2.0	V
Analog full scale	V _{RT}	2.0		V	V
Operating temperature	T _{OPR}	0		70	°C

(GND = 0V)

RECOMMENDED OPERATING CONDITIONS

Item	Symbol	Rating	Unit
Supply voltage	V _{DD}	-0.3 to +7.0	V
Input/output voltage	V _{IN} , V _{OUT}	-0.3 to V _{DD} +0.3	V
Storage temperature	T _{STG}	-40 to +125	°C
Power dissipation	P _D	500	mW
Soldering temperature	T _{SOLD}	260	°C
Soldering time	t _{SOLD}	10	sec

(GND = 0V)


DC ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Condition	Limits		Unit
			MIN	TYP	
Digital input voltage	V _{IH}	V _{IN} =V _{DD}		2	µA
Digital input current	I _{IH}	V _{IN} =V _{DD}		2	µA
Digital output voltage	V _{OH}	I _{OH} =1.0mA	*1		V
Digital output current	I _{OH}	I _{OH} =1.0mA		0.4	µA
Tristate output voltage	V _{OL}	I _{OL} =2.0mA		3	µA
Tristate output current	I _{OL}	V _O =V _{DD}			µA
Analog input resistor	R _{VIN}	V _{IN} =DC	1		MΩ
Capacitor	C _{VIN}		50		pF
Reference input	R _{REF}	V _{RT} to V _{RB}	180	250	Ω
Current consumption	I _{DD}		16	25	mA
			16	25	mA


V_{DD} = 5V±5%, fclk=20MHz, T_a=0 to 70 °C, unless otherwise noted.

*1: V_{DD}=0.4
*2: fclk=15MHz



2. Timing Charts

The period during which $\phi 1$ is HIGH is called the auto-balance interval. During this interval, the reference voltage is divided by the internal resistor ladder. These reference voltages are input to 64 comparators. The period during which $\phi 2$ is HIGH is called the sampling interval. During this interval, the analog voltage is input to the comparators and compared with the previously latched reference voltages.



ex.) When PHASE = 0:

PHASE	$\phi 1$	$\phi 2$
0	CLK	CLK
1	CLK	CLK

Conversion is controlled by the external clock input to pin CLK which is used to generate the internal clocks $\phi 1$ and $\phi 2$. The PHASE pin switches the polarity of the internal clocks as shown in the table on the right.

1. Conversion Operation

Analog input voltage (V)	Input code							
	OVER	DB5	DB4	DB3	DB2	DB1	DB0	Decimal
0.00	0	0	0	0	0	0	0	0
0.04	0	0	0	0	0	1	1	1
0.08	0	0	0	0	1	0	1	0
0.12	0	0	0	0	0	1	1	1
0.16	0	0	0	0	0	0	1	0
:	:	:	:	:	:	:	:	:
1.20	0	0	1	1	1	1	1	1
1.24	0	0	1	1	1	1	1	1
1.28	0	0	1	0	0	0	0	0
1.32	0	0	1	0	0	0	0	0
1.36	0	0	1	0	0	0	0	0
:	:	:	:	:	:	:	:	:
2.40	0	1	1	1	1	1	0	0
2.44	0	1	1	1	1	1	0	1
2.48	0	1	1	1	1	1	1	0
2.52	0	1	1	1	1	1	1	1
2.56	1	1	1	1	1	1	1	1


The analog input voltages shown in this table are the center voltages of each step. Adjust VRT and VRB so that the zero transition voltage is 0.02 V, and the full-scale voltage is 2.50 V.

($V_{rt} = \text{about } 2.56V, V_{rb} = \text{about } 0V$)


4. Output code

CE1	CE2	DB0 to DB5	OVER
0	1	Enable	Enable
1	1	H-Z	Enable
x	0	H-Z	H-Z

3. Output tristate control



2. 6-bit resolution 40MHz sampling (SM6104P/S)



1. 7-bit resolution

APPLICATION CIRCUITS

SM6104

EEPW 电子產品世界
 .com.cn

1. Use appropriately stabilized supplies for the power supply and reference voltages, and be sure to use tantalum and ceramic bypass capacitors.
2. Use a single-point earth for the system ground.
3. Ensure that digital noise is not fed through to the analog input. For example, design the circuit board layout so that both sides of the analog input are shielded by AGND.
4. The SM6104 uses CMOS chopper comparators. Since the analog input is alternately connected and disconnected to the input capacitance of the chopper, it must be driven from a low-impedance buffer. Using buffer amplifier is preferable.

* USAGE NOTES

SM6104