

FEATURES:

- 16K x 9-bit organization
- RAD-PAK® radiation-hardened against natural space radiation
- A total dose hardness:
 - > 100 krad (Si), depending upon space mission
- Excellent Single Event Effect
 - SEL_{TH}: > 100 MeV/mg/cm²
 - SEU_{TH}: = 7 MeV/mg/cm²
 - SEU saturated cross section: 1.5E-5 cm²/bit
- Asynchronous Read/Write operation
- High speed CMOS epi technology
- Retransmit capability
- Propagation time (max access time):
 - 15 ns, 20 ns, 30 ns, 40 ns, 50 ns
- Status flag: empty, half-full, full
- Fully expandable in both word depth and width
- Bi-directional applications
- Low power
- Battery back-up operation
- TTL compatible
- Package: 28 pin RAD-PAK® flat package

DESCRIPTION:

Maxwell Technologies' 7206F high speed FIFO microcircuit features a greater than 100 krad (Si) total dose tolerance, depending upon space mission. It is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent overflow and underflow. The expansion logic allows unlimited expansion capability in work size and depth with no timing penalties. Twin address pointers automatically generate internal read and write addresses, and automatically increment with the write and read pin. The 7206F 9-bits wide data are used in data communications applications where a parity bit for error checking is necessary. The retransmit capability allows the read pointer to be reset to its initial position without affecting the write pointer.

Maxwell Technologies' patented RAD-PAK® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class S.

TABLE 1. 7206F PINOUT DESCRIPTION

PIN	SYMBOL	DESCRIPTION
1	\overline{W}	Write Enable
2 - 6	I8, I3-I0	Inputs
7	\overline{XI}	Expansion In
8	\overline{FF}	Full Flag
9 - 13	Q0 - Q3, Q8	Outputs
14	GND	Ground
15	\overline{R}	Read Enable
16 - 19	Q4 - Q7	Outputs
20	$\overline{XO/HF}$	Expansion Out/Half Full Flag
21	\overline{EF}	Empty Flag
22	\overline{RS}	Reset
23	$\overline{FL/RT}$	First Load/Retransmit
24 - 27	I7 - I4	Inputs
28	V_{CC}	Power Supply

TABLE 2. 7206F ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNIT
Positive Supply Voltage	V_{CC}	-0.3	7.0	V
Input or Output Voltage	V_{IN}	GND -0.3	$V_{CC} + 0.3$	V
Storage Temperature Range	T_S	-65	150	°C
Operating Temperature Range	T_A	-55	125	°C

TABLE 3. 7206F RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	MAX	UNIT
Positive Supply Voltage	V_{CC}	4.5	5.5	V
High Level Input Voltage	V_{IH}	2.2	--	V
Low Level Voltage	V_{IL}	--	0.8	V
Thermal Impedance	Θ_{JC}	--	0.93	°C/W
Operating Temperature Range	T_A	-55	125	°C

TABLE 4. 7206F DC ELECTRICAL CHARACTERISTICS
 ($V_{CC} = 5V \pm 10\%$, $T_A = -55$ TO $+125$ °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	MIN	MAX	UNIT
Operating Supply Current	I_{CCOP}	--	165	mA
-15		--	160	
-20		--	150	
-30		--	140	
-40		--	130	
-50		--	130	
Standby Supply Current ($\bar{R} = \bar{W} = \bar{RS} = \overline{FLVRT} = V_{IH}$)	I_{CCSB}	--	5	mA
Power Down Current (All Input = V_{CC})	I_{CCPD}	--	400	μ A
Input Leakage Current ($0.4V \leq V_{IN} \leq V_{CC}$)	I_{LI}	--	± 1	μ A
Output Leakage Current ($\bar{R} = V_{IH}$, $0.4V \leq V_{OUT} \leq V_{CC}$)	I_{LO}	--	± 1	μ A
Input Low Voltage ¹	V_{IL}	--	0.8	V
Input High Voltage ¹	V_{IH}	2.2	--	V
Output Low Voltage (V_{CC} min, $I_{OL} = 8mA$)	V_{OL}	--	0.4	V
Output High Voltage (V_{CC} min, $I_{OH} = -2mA$)	V_{OH}	2.4	--	V
Input Capacitance ²	C_{IN}	--	10	pF
Output Capacitance ²	C_{OUT}	--	10	pF

- V_{IH} max = $V_{CC} + 0.3V$. V_{IL} min = -0.3V or -1.0V pulse width 50 ns.
- Guaranteed by design.

TABLE 5. 7206F TIMING CHARACTERISTICS¹
 ($V_{CC} = 5V \pm 10\%$, $T_A = -55$ TO $+125$ °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Read Cycle				
Read Cycle Time	t_{RC}	--	--	ns
-15		25	--	
-20		30	--	
-30		40	--	
-40		50	--	
-50		65	--	
Access Time	t_A	--	15	ns
-15		--	20	
-20		--	30	
-30		--	40	
-40		--	40	
-50		--	50	

High-Speed Epi-CMOS (16K x 9-Bit) Parallel FIFO

7206F

TABLE 5. 7206F TIMING CHARACTERISTICS ¹
 (V_{CC} = 5V ± 10%, T_A = -55 TO +125 °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Read Recovery Time	t _{RR}			ns
-15		10	--	
-20		10	--	
-30		10	--	
-40		10	--	
-50	15	--		
Read Pulse Width ²	t _{RPW}			ns
-15		15	--	
-20		20	--	
-30		30	--	
-40		40	--	
-50	50	--		
Read Low to Data Low-Z ³	t _{RLZ}			ns
-15		0	--	
-20		0	--	
-30		5	--	
-40		5	--	
-50	5	--		
Write HIGH to Data Low-Z ^{3,4}	t _{WLZ}			ns
-15		3	--	
-20		3	--	
-30		5	--	
-40		5	--	
-50	5	--		
Data Valid from Read High	t _{DV}			ns
-15		5	--	
-20		5	--	
-30		5	--	
-40		5	--	
-50	5	--		
Read High to Data Bus High-Z ³	t _{RHZ}			ns
-15		--	15	
-20		--	15	
-30		--	20	
-40		--	25	
-50	--	30		

High-Speed Epi-CMOS (16K x 9-Bit) Parallel FIFO

7206F

TABLE 5. 7206F TIMING CHARACTERISTICS ¹
 (V_{CC} = 5V ± 10%, T_A = -55 TO +125 °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Write Cycle				
Write Cycle Time	t _{WC}			ns
-15		25	--	
-20		30	--	
-30		40	--	
-40		50	--	
-50		65	--	
Write Pulse Width ²	t _{WPW}			ns
-15		15	--	
-20		20	--	
-30		30	--	
-40		40	--	
-50		50	--	
Write Recovery Time	t _{WR}			ns
-15		10	--	
-20		10	--	
-30		10	--	
-40		10	--	
-50		15	--	
Data Set-up Time	t _{DS}			ns
-15		9	--	
-20		12	--	
-30		18	--	
-40		24	--	
-50		30	--	
Data Hold Time	t _{DH}			ns
-15		0	--	
-20		0	--	
-30		0	--	
-40		0	--	
-50		5	--	
Reset Cycle				
Reset Cycle Time	t _{RSC}			ns
-15		25	--	
-20		30	--	
-30		40	--	
-40		50	--	
-50		65	--	
Reset Pulse Width ²	t _{RS}			ns
-15		15	--	
-20		20	--	
-30		30	--	
-40		40	--	
-50		50	--	

High-Speed Epi-CMOS (16K x 9-Bit) Parallel FIFO

7206F

TABLE 5. 7206F TIMING CHARACTERISTICS ¹
 (V_{CC} = 5V ± 10%, T_A = -55 TO +125 °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Reset Set-up Time ³	t _{RSS}			ns
-15		20	--	
-20		30	--	
-30		30	--	
-40		50	--	
-50		60	--	
Reset Recovery Time	t _{RSR}			ns
-15		10	--	
-20		10	--	
-30		10	--	
-40		10	--	
-50		15	--	
Retransmit Cycle				
Retransmit Cycle Time	t _{RTC}			ns
-15		25	--	
-20		30	--	
-30		40	--	
-40		50	--	
-50		65	--	
Retransmit Pulse Width ²	t _{RT}			ns
-15		15	--	
-20		20	--	
-30		30	--	
-40		40	--	
-50		50	--	
Retransmit Set-up Time ³	t _{RTS}			ns
-15		15	--	
-20		20	--	
-30		30	--	
-40		40	--	
-50		50	--	
Retransmit Recovery Time	t _{RTR}			ns
-15		10	--	
-20		10	--	
-30		10	--	
-40		10	--	
-50		15	--	
Flags				
Reset to \overline{EF} Low	t _{EFL}			ns
-15		--	25	
-20		--	30	
-30		--	30	
-40		--	50	
-50		--	65	

High-Speed Epi-CMOS (16K x 9-Bit) Parallel FIFO

7206F

TABLE 5. 7206F TIMING CHARACTERISTICS ¹
 (V_{CC} = 5V ± 10%, T_A = -55 TO +125 °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Reset to $\overline{\text{HF}}/\overline{\text{FF}}$ High -15 -20 -30 -40 -50	$t_{\text{HFH}}, t_{\text{FFH}}$	-- -- -- -- --	25 30 30 50 65	ns
Read Low to $\overline{\text{EF}}$ Low -15 -20 -30 -40 -50	t_{REF}	-- -- -- -- --	15 20 30 40 50	ns
Read High to $\overline{\text{FF}}$ High -15 -20 -30 -40 -50	t_{RFF}	-- -- -- -- --	17 20 30 40 50	ns
Read Pulse Width after $\overline{\text{EF}}$ High -15 -20 -30 -40 -50	t_{RPE}	15 20 30 40 50	-- -- -- -- --	ns
Write High to $\overline{\text{EF}}$ High -15 -20 -30 -40 -50	t_{WEF}	-- -- -- -- --	15 20 30 40 50	ns
Write Low to $\overline{\text{FF}}$ Low -15 -20 -30 -40 -50	t_{WFF}	-- -- -- -- --	20 20 30 40 50	ns
Write Low to $\overline{\text{HF}}$ Flag Low -15 -20 -30 -40 -50	t_{WHF}	-- -- -- -- --	30 30 30 50 65	ns

High-Speed Epi-CMOS (16K x 9-Bit) Parallel FIFO

7206F

TABLE 5. 7206F TIMING CHARACTERISTICS ¹
 ($V_{CC} = 5V \pm 10\%$, $T_A = -55$ TO $+125$ °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Read High to \overline{HF} Flag High	t_{RHF}	--	30	ns
-15		--	30	
-20		--	30	
-30		--	30	
-40		--	50	
-50		--	65	
Write Pulse Width after \overline{FF} High	t_{WPF}	15	--	ns
-15		20	--	
-20		30	--	
-30		40	--	
-40		50	--	
-50		50	--	
Read/Write LOW to \overline{XO} LOW	t_{XOL}	--	15	ns
-15		--	20	
-20		--	30	
-30		--	40	
-40		--	40	
-50		--	50	
Read/Write LOW to \overline{XO} HIGH	t_{XOH}	--	15	ns
-15		--	20	
-20		--	30	
-30		--	40	
-40		--	40	
-50		--	50	
\overline{XI} Pulse Width	t_{XI}	15	--	ns
-15		20	--	
-20		30	--	
-30		40	--	
-40		50	--	
-50		50	--	
\overline{XI} Recovery Time	t_{XIR}	10	--	ns
-15		10	--	
-20		10	--	
-30		10	--	
-40		10	--	
-50		10	--	
\overline{XI} Set-up Time	t_{XIS}	10	--	ns
-15		10	--	
-20		10	--	
-30		10	--	
-40		15	--	
-50		15	--	

1. $V_{CC} = +5V \pm 10\%$, $T_A = +25$ °C; use switching test circuit. AC tests are performed with input rise and fall times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and the output load circuit, unless otherwise specified.

2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

FIGURE 1. RESET




FIGURE 2. ASYNCHRONOUS WRITE AND READ OPERATION




FIGURE 3. FULL FLAG TIMING FROM LAST WRITE TO FIRST READ




FIGURE 4. EMPTY FLAG TIMING FROM LAST READ TO FIRST WRITE





FIGURE 5. RETRANSMIT



NOTE:
1. EF, FF and HF may change status during Retransmit, but flags will be valid at t_{RTE} .

FIGURE 6. EMPTY FLAG TIMING




FIGURE 7. FULL FLAG TIMING




FIGURE 8. HALF-FULL FLAG TIMING




FIGURE 9. EXPANSION OUT




FIGURE 10. EXPANSION IN




FIGURE 11. READ DATA FLOW FOR THROUGH MODE






FIGURE 12. WRITE DATA FLOW FOR THROUGH MODE





28 PIN RAD-PAK® FLAT PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	0.129	0.142	0.155
b	0.015	0.017	0.022
c	0.004	0.005	0.009
D	--	0.720	0.740
E	0.400	0.410	0.420
E1	--	--	0.440
E2	0.180	0.250	--
E3	0.005	0.080	--
e	0.050 BSC		
L	0.390	0.400	0.410
Q	0.021	0.033	0.045
S1	0.005	0.067	--
N	28		

F28-07

Note: All dimensions in inches

High-Speed Epi-CMOS (16K x 9-Bit) Parallel FIFO

7206F

Important Notice:

These data sheets are created using the chip manufacturers published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.



High-Speed Epi-CMOS (16K x 9-Bit) Parallel FIFO

7206F

Product Ordering Options

