

# FEATURES:

- 8K x 16-bit dual port RAM
  - Stand Alone
  - Master Slave
- RAD-Pak® radiation-hardened against natural space radiation
- Total dose hardness:
- > 100 krad (Si), depending upon space mission
- Excellent Single Event Effects: -SEL<sub>TH</sub> LET = >100 MeV/mg/cm<sup>2</sup>
  -SEU<sub>TH</sub> LET = 7 MeV/mg/cm<sup>2</sup>
- Package:
  - -84 Pin Rad-Pak® quad flat pack
- Separate upper byte and lower byte control for multiplexed bus compatibility
- High speed access time: 35/45 ns
- Expandable to 32 bits or more using master/slave select when cascading
- High speed CMOS technology
  - -TTL compatible, single 5V power supply
  - -Interrupt flag for port-to-port communication
  - -On chip port arbitration logic
  - -Asynchronous operation from either port

## DESCRIPTION:

Maxwell Technologies' 7025E Dual Port RAM High Speed CMOS® microcircuit features a greater than 100 krad (Si) total dose tolerance, depending upon space mission. The 7025E is designed to be used as a stand-alone 128k-bit Dual Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or more word systems. This design results in full-speed, error-free operation without the need for additional discrete logic. The 7025E provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CS permits the on-chip circuitry of each port to enter a very low standby power mode.

Maxwell Technologies' patented RAD-PAK® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class S.

08.15.02 Rev 2

All data sheets are subject to change without notice 1

NAMES	LEFT PORT	<b>R</b> IGHT PORT
Chip Select	CSL	$\overline{\text{CS}}_{R}$
Read/Write Select	R/W <sub>L</sub>	R/W <sub>R</sub>
Output Select	OSL	$\overline{\text{OS}}_{R}$
Address	AO <sub>L</sub> -A12 <sub>L</sub>	AO <sub>R</sub> -A12 <sub>R</sub>
Data Input/Output	I/OO <sub>L</sub> -I/O15 <sub>L</sub>	I/OO <sub>R</sub> -I/O15 <sub>R</sub>
Semaphore Select	SEML	SEM <sub>R</sub>
Upper Byte Select	UBL	UB <sub>R</sub>
Lower Byte Select	LB	LB <sub>R</sub>
Interrupt Flag	INTL	INT <sub>R</sub>
Busy Flag	BUSY	BUSY <sub>R</sub>
Μ	<u>IS</u>	Master or Slave Select
V	cc	Power
GI	ND	Ground

#### TABLE 1. 7025E PINOUT DESCRIPTION

#### TABLE 2. 7025E ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Units
Supply Voltage (Relative to V <sub>SS</sub> )	V <sub>CC</sub>	-0.3	7.0	V
Operating Temperature Range	Τ <sub>Α</sub>	-55	125	°C
Input or Output Voltage Applied		GND -0.3V	V <sub>CC</sub> + 0.3	V
Storage Temperature Range	T <sub>STG</sub>	-65	150	C°

#### TABLE 3. DELTA LIMITS

PARAMETER	VARIATION
I <sub>CCOP</sub>	± 10% As Stated I Table 6
I <sub>CCOP1</sub>	± 10% As Stated I Table 6
I <sub>CCSB</sub>	± 10% As Stated I Table 6
I <sub>CCSB1</sub>	± 10% As Stated I Table 6

#### TABLE 4. 7025E RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Units
Supply Voltage Positive	V <sub>CC</sub>	4.5	5.5	V
Input Voltage	V <sub>IL</sub> V <sub>IH</sub>	-0.5 2.2	0.8 6.0	V

08.15.02 Rev 2 All data sheets are subject to change without notice 2

7025E

Parameter	Symbol	Min	Max	Units
Thermal Impedance	$\Theta_{JC}$		1.02	°C/W
Operating Temperature Range	T <sub>A</sub>	-55	125	С

#### TABLE 5. 7025E CAPACITANCE

PARAMETER	Symbol	Min	Max	Units
Input Capacitance: V <sub>IN</sub> = 0V <sup>1</sup>	C <sub>IN</sub>		5	pF
Output Capacitance: V <sub>OUT</sub> = 0V <sup>1</sup>	C <sub>OUT</sub>		7	pF

1. Guaranteed by design.

$(V_{CC} = 5V \pm 10\%, T_A = -55 T_{C}$	TZ5 C UNLES	S OTHERWISE)	A		
Parameter	Symbol	SUBGROUPS	Min	Max	Units
Input Leakage Current <sup>1</sup>	di	1, 2, 3		±10	μA
Output Leakage Current <sup>2</sup>	ILO	1, 2, 3		±10	μA
Standby Supply Current, Both ports TTL level inputs -35 -45	I <sub>CCSB</sub>	1, 2, 3		50 50	mA
Standby Supply Current, Both ports CMOS level inputs -35 -45	I <sub>CCSB1</sub>	1, 2, 3		5 5	mA
Operating Supply Current, Both ports Active -35 -45	I <sub>CCOP</sub>	1, 2, 3		320 280	mA
Operating Supply Current, One Port Active, One Port Standby -35 -45	I <sub>CCOP1</sub>	1, 2, 3		190 180	mA
Input Low Voltage <sup>3</sup> Input High Voltage	V <sub>IL</sub> V <sub>IH</sub>	1, 2, 3	 2.2	0.8 	V
Output Low Voltage <sup>4</sup> Output High Voltage	V <sub>OL</sub> V <sub>OH</sub>	1, 2, 3	 2.4	0.4 	V

# TABLE 6. 7025E DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , $T_A = -55$ to 125 °C unless otherwise)

1. VCC = 5.5V, VIN = GND to VCC, CS = VIH, VOUT = 0 to VCC.

2. Vcc=5.5V; Vout = GND to Vcc

- 3. VIH max = VCC + 0.3V, VIL min = -0.3V or -1V pulse width 50 ns
- 4.  $V_{CC}$  min,  $I_{OL}$  = 4 mA,  $I_{OH}$  = -4 mA.

$(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, I_A = -55 \text{ to } 125 \text{ C})$						
Parameter	Symbol	SUBGROUPS	Min	Max	Unit	
Read Cycle Time -35 -45	t <sub>RC</sub>	9, 10, 11	35 45		ns	
Address Access Time -35 -45	t <sub>AA</sub>	9, 10, 11		35 45	ns	
Chip Select Access Time <sup>1</sup> -35 -45	t <sub>ACS</sub>	9, 10, 11		35 45	ns	
Byte Select Access Time <sup>1</sup> -35 -45	t <sub>ABE</sub>	9, 10, 11		35 45	ns	
Output Select to Output Valid -35 -45	t <sub>AOE</sub>	9, 10, 11	<u>n -</u>	20 25	ns	
Output Low Z Time <sup>2,3</sup> -35 -45	t <sub>LZ</sub> O	9, 10, 11	3 3		ns	
Output High Z Time <sup>2,3</sup> -35 -45	t <sub>HZ</sub>	9, 10, 11		20 20	ns	
Chip Enable to Power Up Time <sup>2</sup>	t <sub>PU</sub>	9, 10, 11	0		ns	
Chip Disable to Power Up Time 2	t <sub>PD</sub>	9, 10, 11		50	ns	
Semaphore Flag Update Pulse (OE or SEM)	t <sub>SOP</sub>	9, 10, 11	15		ns	

# TABLE 7. 7025E AC ELECTRICAL CHARACTERISTICS FOR READ CYCLE $(V_{CC} = 5V \pm 10\%, V_{CC} = 0V, T_A = -55 \text{ to } 125 \text{ °C})$

1. To access RAM,  $\overline{CS} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CS} = V_{IN}$  and  $\overline{SEM} = V_{IL}$ . Either condition must be valid for the entire  $t_{EW}$  time.

2. Guaranteed by design.

3. Transition is measured  $\pm$  500 mV from low or high impedance voltage with load.

# TABLE 8. 7025E AC ELECTRICAL CHARACTERISTICS FOR WRITE CYCLE

(V <sub>CC</sub> = 5V ± 10%, V <sub>SS</sub> = 0V, T <sub>A</sub> = -55 to 125 °C)	(V <sub>CC</sub> = 5V	± 10%, V <sub>SS</sub>	s = 0V, Τ <sub>Δ</sub>	= -55 то	125 °C)
--	-----------------------	------------------------	------------------------	----------	---------

	00					
Parameter		Symbol	SUBGROUPS	Min	Max	Unit
Write Cycle Time -35 -45		t <sub>wc</sub>	9, 10, 11	35 45		ns
Address Valid to End of Write -35 -45		t <sub>AW</sub>	9, 10, 11	30 40		ns

Parameter	Symbol	SUBGROUPS	Min	Max	Unit
Chip Select to End of Write <sup>1</sup> -35 -45	t <sub>sw</sub>	9, 10, 11	30 40		ns
Address Setup Time -35 -45	t <sub>AS</sub>	9, 10, 11	0 0		ns
Write Pulse Width -35 -45	t <sub>WP</sub>	9, 10, 11	30 35		ns
Write Recovery Time -35 -45	t <sub>wR</sub>	9, 10, 11	0 0		ns
Data Valid to End of Write -35 -45	t <sub>DW</sub>	9, 10, 11	25 25		ns
Output High Z Time <sup>2,3</sup> -35 -45	G thz T	9, 10, <b>1</b> 1		20 20	ns
Data Hold Time -35 -45	t <sub>DH</sub>	9, 10, 11	0 0		ns
Write Select to Output in High Z <sup>2,3</sup> -35 -45	t <sub>wz</sub>	9, 10, 11		20 20	ns
Output Active from End of Write 2.3.4 -35 -45	t <sub>ow</sub>	9, 10, 11	0 0		ns
SEM Flag Write to Read Time -35 -45	t <sub>SWRD</sub>		10 10		ns
SEM Flag Contention Window -35 -45	t <sub>SPS</sub>		10 10		ns

TABLE 8. 7025E AC ELECTRICAL CHARACTERISTICS FOR WRITE CYCLE ( $V_{CC}$  = 5V ± 10%,  $V_{SS}$  = 0V,  $T_A$  = -55 to 125 °C)

1. To access RAM,  $\overline{CS} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CS} = V_{IN}$  and  $\overline{SEM} = V_{IL}$ . Either condition must be valid for the entire  $t_{EW}$  time.

2. Guaranteed by design.

3. Transition is measured  $\pm$  500 mV from low or high impedance voltage with load.

4. The specification for t<sub>DH</sub> must be met by the device supplying write data to the RAM under all operating conditions. Although t<sub>DH</sub> and t<sub>DW</sub>.

$(V_{CC} = 5V \pm 10\%, V_{SS} = 0)$	SYMBOL	Min	Max	Unit
	3 MBOL	IVIIN	IVIAX	UNIT
For Master Only		-		
BUSY Access Time to Address Match -35	t <sub>BAA</sub>		35	ns
-45			35	
BUSY Disable Time to Address Not Matched	t <sub>BDA</sub>			ns
-35 -45			30 30	
BUSY Access Time to Chip Select Low	t <sub>BAC</sub>			ns
-35 -45			30 30	
BUSY Disable Time to Chip Select High	t <sub>BDC</sub>	.0		ns
-35 -45	7. 4	3 75	25 25	
Nrite Pulse to Data Delay <sup>1</sup>	t <sub>WDD</sub>	C		ns
-35 -45	10-	_	60 70	
Write Data Valid to Read Data Delay 1	t <sub>DDD</sub>			ns
-35 -45			45 55	
Arbitration Priority Setup Time 2	t <sub>APS</sub>			ns
-35	AI U	5		
-45		5		
BUSY Disable to Valid Data	t <sub>BDD</sub>		3	ns
-35 -45			3	
For Slave Only				L
Nrite to BUSY Input <sup>4</sup>	t <sub>wB</sub>	0		ns
Vrite Hold after BUSY <sup>5</sup>	t <sub>WH</sub>	25		ns
Nrite Pulse to Data Delay <sup>1</sup>	t <sub>WDD</sub>			ns
-35 -45			60 70	
			10	
Nrite Data Valid to Read Data Delay <sup>1</sup> -35	t <sub>DDD</sub>		45	ns
-45			55	

# TABLE 9. 7025E AC ELECTRICAL CHARACTERISTICS FOR WRITE MASTER/SLAVE CONFIGURATION ( $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ , $T_A = -55 \text{ to } 125 \text{ °C}$ )

1. Port to port timing delay through RAM cells from writing port to reading port.

 $\ensuremath{2.\,}$  To ensure that the earlier of the two ports wins.

- 3.  $t_{BDD}$  is a calculated parameter and is the greater of 0,  $t_{WDD}$   $t_{WP}$  (actual) or  $t_{DDD}$   $t_{WD}$  (actual).
- $\label{eq:constraint} \textbf{4}. \ \ \textbf{To ensure that the write cycle is inhibited during contention}.$
- 5. To ensure that a write cycle is completed after contention.

#### TABLE 10. 7025E AC PARAMETERS FOR INTERRUPT TIMING

(V<sub>CC</sub> = 5V  $\pm$  10%, T<sub>A</sub> = -55 to 125 °C, f = 1 MHz)

Parameter	Symbol	Min	Мах	Units
Address Setup Time	t <sub>AS</sub>	0		ns
Write Recovery Time	t <sub>WR</sub>	0		ns
Interrupt Set Time -35 -45	t <sub>INS</sub>		30 35	ns
Interrupt Reset Time -35 -45	t <sub>INR</sub>		30 35	ns

# TABLE 11. 7025E TRUTH TABLE FOR INTERRUPT FLAG CONTROL<sup>1</sup>

FUNCTION	R/W	CS	OS	A <sub>0</sub> -A <sub>12</sub>	INT
Left Port					
Set right INT <sub>L</sub> flag	Ļ	C	Х	1FFF	Х
Reset right INT <sub>L</sub> flag	Х	X	Х	Х	Х
Set left INT <sub>L</sub> flag	X	Х	Х	Х	L 2
Reset left INT_ flag	Х	L	L	1FFE	H <sup>3</sup>
Right Port					
Set right INT <sub>R</sub> flag	Х	Х	Х	Х	L 3
Reset right INT <sub>R</sub> flag	Х	L	L	1FFF	H <sup>2</sup>
Set left INT <sub>R</sub> flag	L	L	Х	1FFE	Х
Reset left INT <sub>R</sub> flag	Х	Х	Х	Х	Х

1. Assumes  $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{H}.$ 

2. If  $\overline{\text{BUSY}}_{R}$  = L, then no change.

3. If  $\overline{\text{BUSY}}_{L} = L$ , then no change.

Options		Inputs					OUTPUTS	
	CS	UB	LB	M/S	SEM	BUSY	INT	
Busy Logic Master	L	X L	L X	H H	H H	Output Signal		
Busy Logic Slave	L	X L	L X	L	H H	Input Signal		
Interrupt Logic	L	X L	L X	X X	H H		Output Signal	
Semaphore Logic	H H	X X	X X	H L	L	H HI-Z		

### TABLE 12. 7025E TRUTH TABLE FOR ARBITRATION OPTIONS

			JE 110
TABLE 13.	7025E NON-CONT	FNTION READ/	VRITE CONTROL

--

INPUTS <sup>1</sup> OUTPUTS							Mode	
CS	R/W	ŌĒ	UB	LB	SEM	1/08-1/015	1/00-1/07	
Н	Х	Х	Х	X	Н	HI-Z	HI-Z	Deselected power down
Х	Х	Х	Н	Н	H	HI-Z	HI-Z	Both bytes deselected: Power down
L	L	X		Н	Н	DATAIN	HI-Z	Write to upper byte only
L	L	X	Н	L	Н	HI-Z	DATAIN	Write to lower byte only
L	L	X	L	L	Н	DATAIN	DATAIN	Write to both bytes
L	Н	L	L	Н	Н	DATAOUT	HI-Z	Read upper byte only
L	Н	L	Н	L	Н	HI-Z	DATAOUT	Read lower byte only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read both bytes
Х	Х	Н	Х	Х	Х	HI-Z	HI-Z	Outputs disabled

1. AO<sub>L</sub> - A12<sub>L</sub> ⊨ AO<sub>R</sub>-A12<sub>R</sub>.

7025E

	Inputs			Inputs Outputs				
CS	R/W	ŌĒ	UB	LB	SEM	I/O8-I/O15	I/00-I/07	
Н	Н	L	Х	Х	L	DATAOUT	DATAOUT	Read data in semaphore flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read data in semaphore flag
Н		Х	Х	Х	L	DATAIN	DATAIN	Write DinO into semaphore flagf
Х		Х	Н	Н	L	DATAIN	DATAIN	Write DinO into semaphore flag
L	Х	Х	L	Х	L			Not allowed
L	Х	Х	Х	L	L		-	Not allowed

TABLE 14. 7025E SEMAPHORE READ/WRITE CONTROL<sup>1</sup>

1. AO<sub>L</sub> - A12<sub>L</sub> ⊨ AO<sub>R</sub>-A12<sub>R</sub>.







FIGURE 1. TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE<sup>1,2,3</sup>

FIGURE 2. TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE<sup>1,4,5</sup>



- 1.  $F/\overline{W}$  is high for read cycles. 2. Device is continuously enabled,  $\overline{CS} = V_{|L}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{L}$ . This waveform cannot be used for semaphore reads.
- 3.  $\overline{CE} = V_{IL}$ .
- 4. Addresses valid prior to or coincident with  $\overline{CS}$  transition. 5. To access RAM,  $\overline{CS} = V_L$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CS} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .




Figure 3. Timing Waveform of Read Cycle No. 3, Either Side  $^{1,3,4,5}$ 

1. To ensure math, the earlier of the two ports wins.

2. Write cycle parameters should be adhered to, to ensure proper writing.

- 3. Device is continuously enable for both ports.
- 4.  $\overline{OE} = L$  for the reading port.




FIGURE 5. TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT <sup>1,2,3</sup> (FOR SLAVE ONLY)




FIGURE 7. TIMING WAVEFORM OF WRITE CYCLE NO. 2, CS CONTROLLED TIMING <sup>1,2,3,5</sup>

- 8. To access RAM,  $\overline{\text{CS}} = \text{V}_{\text{IL}}$ ,  $\overline{\text{SEM}} = \text{V}_{\text{IH}}$ .
- 9. To access upper byte,  $\overline{CS} = V_{IL}$ ,  $\overline{UB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access lower byte,  $\overline{CS} = V_{IL}$ ,  $\overline{LB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ .

<sup>1.</sup> R/W must be high during all address transitions.

<sup>2.</sup> A write occurs during the overlap ( $t_{SW}$  to  $t_{WF}$ ) of a low  $\overline{CS}$  or  $\overline{SEM}$  and a low R/W.

<sup>3.</sup> T.<sub>WF</sub> is measured from the earlier of  $\overline{CS}$  or R/ $\overline{W}$  (or  $\overline{SEM}$  or R/ $\overline{W}$ ) going high to the end of write cycle.

<sup>4.</sup> During this period, the I/O pins are in the output state, and input signals must not be applied.

<sup>5.</sup> If the CS or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.

<sup>6.</sup> Transitions measured = 500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sample\_and not 100% tested.

<sup>7.</sup> If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (t<sub>WZ</sub> +t<sub>DW</sub>) to allow the I/O driver to turn off and data to be placed on the bus for the required t<sub>DW</sub>. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>WP</sub>.






FIGURE 9. TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CS ARBITRATION (FOR MASTER)

FIGURE 10. TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (FOR MASTER ONLY)<sup>1</sup>





- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.





FIGURE 12. 32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS

1. No arbitration in Master/Slave. BUSY - IN inhibits write in Master/Slave.

FIGURE 13. TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE <sup>1</sup>



1.  $\overline{CS} = V_{H}$  for the duration of the above timing (both write and read cycle).





FIGURE 14. TIMING WAVEFORM OF SEMAPHORE CONTENTION 1,3,4

- 1. D<sub>OR</sub> = D<sub>OL</sub> = V<sub>IL</sub>,  $\overline{CS}_R = \overline{CS}_L = V_{IH}$ , semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. Either side "A" = left and side "B" = right, or side "A" <u>= right and side</u> "B" = left.
- 3. This parameter is measured from the point where  $R/W_A$  or  $\overline{SEM}_A$  goes high until  $R/W_B$  or  $\overline{SEM}_B$  goes high.
- 4. If t<sub>SPS</sub> is violated, the semaphore will fall positively to one side or the other, but there is no guaranty which side will obtain the flag.



84 PIN RAD-PAK® FLAT PACKAGE

Symbol	DIMENSION						
	Min	Nom	Мах				
A	0.163	0.176	0.189				
A1	0.113	0.123	0.133				
b	0.006	0.010	0.014				
С	0.004	0.006	0.010				
D	0.635	0.650	0.665				
D1	0.500 BSC						
e	0.025 BSC						
S1	0.013	0.070					
F1	0.540	0.545	0.550				
F2	0.415	0.420	0.425				
F3	0.412	0.415	0.418				
F4	0.560	0.565	0.570				
L		1.620	1.635				
L1	1.595	1.600	1.615				
L2	0.940	0.950	0.960				
Ν	84						

All data sheets are subject to change without notice 18 08.15.02 Rev 2

7025E

Q84-01 Note: All dimensions in inches

Important Notice:

These data sheets are created using the chip manufacturers published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.



# 7025E

### **Product Ordering Options**

